{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404584,"version":"3.41.0"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,2]]},"DOI":"10.1023\/a:1008305507376","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"95-102","source":"Crossref","is-referenced-by-count":3,"title":["A Scan-BIST Structure to Test Delay Faults in Sequential Circuits"],"prefix":"10.1007","volume":"14","author":[{"given":"P.","family":"Girard","sequence":"first","affiliation":[]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[]},{"given":"V.","family":"Moreda","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"195554_CR1","unstructured":"S. Koeppe, \u201cModeling and Simulation of Delay Faults in CMOS Logic Circuits,\u201d Proc. of International Test Conference, Oct. 1986, pp. 530\u2013536."},{"key":"195554_CR2","doi-asserted-by":"crossref","unstructured":"W. Mao and M.D. Ciletti, \u201cA Simplified Six-Waveform Type Method for Delay Fault Testing,\u201d Proc. of 26th Design Automation Conference, 1989, pp. 730\u2013733.","DOI":"10.1145\/74382.74515"},{"key":"195554_CR3","unstructured":"E.S. Park and M.R. Mercer, \u201cRobust and Non-Robust Tests for Path Delay Faults in Combinational Logic,\u201d Proc. of International Test Conference, 1987, pp. 1027\u20131034."},{"key":"195554_CR4","doi-asserted-by":"crossref","unstructured":"A.K. Pramarick and S.M. Reddy, \u201cOn the Detection of Delay Faults,\u201d Proc. of International Test Conference, 1988, pp. 845\u2013856.","DOI":"10.1109\/TEST.1988.207872"},{"key":"195554_CR5","unstructured":"G.L. Smith, \u201cModel for Delay Faults Based upon Paths,\u201d Proc. of International Test Conference, Nov. 1997, pp. 342\u2013349."},{"key":"195554_CR6","doi-asserted-by":"crossref","unstructured":"T.J. Chakraborty, V.D. Agrawal, and M.L. Bushnell, \u201cDelay Fault Models and Test Generation for Random Logic Sequential Circuits,\u201d Proc. 29th Design Automation Conference, 1992, pp. 165\u2013172.","DOI":"10.1109\/DAC.1992.227842"},{"key":"195554_CR7","doi-asserted-by":"crossref","unstructured":"S. Devadas, \u201cDelay Test Generation for Synchronous Sequential Circuits,\u201d Proc. of International Test Conference, 1989, pp. 144\u2013152.","DOI":"10.1109\/TEST.1989.82288"},{"key":"195554_CR8","unstructured":"Y.K. Malaiya and R. Narayanaswamy, \u201cTesting for Timing Failures in Synchronous Sequential Integrated Circuits,\u201d Proc. of International Test Conference, 1983, pp. 560\u2013571."},{"key":"195554_CR9","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cAt-Speed Delay Testing of Synchronous Sequential Circuits,\u201d 29th Design Automation Conference, 1992, pp. 177\u2013181.","DOI":"10.1109\/DAC.1992.227840"},{"key":"195554_CR10","unstructured":"M. Abramovici, M.A. Breuer, and D. Friedman, Digital Systems Testing and Testable Design, Computer Science press, ISBN 0-7167-8179-4, 1990."},{"issue":"8","key":"195554_CR11","doi-asserted-by":"crossref","first-page":"1217","DOI":"10.1109\/43.238614","volume":"12","author":"K.T. Cheng","year":"1993","unstructured":"K.T. Cheng, S. Devadas, and K. Keutzer, \u201cDelay-Fault Test Generation and Synthesis for Testability under a Standard Scan Design Methodology,\u201d IEEE Trans. on CAD, Vol. 12, No. 8, pp. 1217\u20131231, 1993.","journal-title":"IEEE Trans. on CAD"},{"key":"195554_CR12","doi-asserted-by":"crossref","unstructured":"B.I. Dervisoglu and G.E. Stong, \u201cDesign for Testability: Using Scanpath Techniques for Path-Delay Test and Measurement,\u201d Proc. of International Test Conference, 1991, pp. 365\u2013374.","DOI":"10.1109\/TEST.1991.519696"},{"key":"195554_CR13","doi-asserted-by":"crossref","unstructured":"C.T. Glover and M.R. Mercer, \u201cA Method of Delay Fault Test Generation,\u201d Proc. of the 25th Design Automation Conference, 1988, pp. 90\u201395.","DOI":"10.1109\/DAC.1988.14740"},{"key":"195554_CR14","doi-asserted-by":"crossref","unstructured":"J. Leenstra, M. Koch, and T. Schwederski, \u201cOn Scan Path Design for Stuck-Open and Delay Fault Detection,\u201d Proc. of European Test Conference, 1993, pp. 201\u2013210.","DOI":"10.1109\/ETC.1993.246553"},{"key":"195554_CR15","doi-asserted-by":"crossref","unstructured":"W. Mao and M.D. Cilatti, \u201cArrangement of Latches in Scan-Path Design to Improve Delay Fault Coverage,\u201d Proc. of International Test Conference, 1990, pp. 387\u2013393.","DOI":"10.1109\/TEST.1990.114046"},{"issue":"8","key":"195554_CR16","doi-asserted-by":"crossref","first-page":"1232","DOI":"10.1109\/43.238615","volume":"12","author":"J. Savir","year":"1993","unstructured":"J. Savir and S. Patil, \u201cScan-Based Transition Test,\u201d IEEE on Trans. on CAD, Vol. 12, No. 8, pp. 1232\u20131241, 1993.","journal-title":"IEEE on Trans. on CAD"},{"key":"195554_CR17","doi-asserted-by":"crossref","unstructured":"P. Varma, \u201cOn Path Delay Testing in a Standard Scan Environment,\u201d Proc. of International Test Conference, 1994, pp. 164\u2013173.","DOI":"10.1109\/TEST.1994.527947"},{"key":"195554_CR18","doi-asserted-by":"crossref","unstructured":"J. Savir, \u201cScan Latch Design for Delay Test,\u201d Proc. of International Test Conference, Sept. 1985, pp. 446\u2013453.","DOI":"10.1109\/TEST.1997.639650"},{"key":"195554_CR19","doi-asserted-by":"crossref","unstructured":"N.A. Touba and E.J. McCluskey, \u201cApplying Two-Pattern Tests Using Scan-Mapping,\u201d Proc. of 14th VLSI Test Symposium, 1996, pp. 393\u2013397.","DOI":"10.1109\/VTEST.1996.510884"},{"key":"195554_CR20","doi-asserted-by":"crossref","unstructured":"P. Girard, C. Landrault, V. Mor\u00e9da, and S. Pravossoudovitch, \u201cAn Optimized BIST Test Pattern Generator for Delay Testing,\u201d Proc. of 15th VLSI Test Symposium, April 1997, pp. 94\u201399.","DOI":"10.1109\/VTEST.1997.599448"},{"issue":"17","key":"195554_CR21","doi-asserted-by":"crossref","first-page":"1429","DOI":"10.1049\/el:19970998","volume":"33","author":"P. Girard","year":"1997","unstructured":"P. Girard, C. Landrault, V. Mor\u00e9da, and S. Pravossoudovitch, \u201cBIST Test Pattern Generator for Delay Testing,\u201d Electronics Letters, Vol. 33, No. 17, pp. 1429\u20131431, 1997.","journal-title":"Electronics Letters"},{"key":"195554_CR22","doi-asserted-by":"crossref","unstructured":"D. Bhattacharya, P. Agrawal, and V.D. Agrawal, \u201cDelay Fault Test Generation for Scan\/Hold Circuits Using Boolean Expressions,\u201d Proc. of 29th Design Automation Conference, 1992, pp. 159\u2013164.","DOI":"10.1109\/DAC.1992.227843"},{"key":"195554_CR23","unstructured":"European Silicon Structures ES2, process ECPD10, library databook."},{"key":"195554_CR24","unstructured":"SUNRISE test system, version 2.3.b, May 1997."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008305507376.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008305507376\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008305507376.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:06:39Z","timestamp":1749204399000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008305507376"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,2]]},"references-count":24,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,2]]}},"alternative-id":["195554"],"URL":"https:\/\/doi.org\/10.1023\/a:1008305507376","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,2]]}}}