{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404556,"version":"3.41.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,2]]},"DOI":"10.1023\/a:1008309625123","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"115-123","source":"Crossref","is-referenced-by-count":3,"title":["BISTing Datapaths under Heterogeneous Test Schemes"],"prefix":"10.1007","volume":"14","author":[{"given":"D.","family":"Berthelot","sequence":"first","affiliation":[]},{"given":"M.L.","family":"Flottes","sequence":"additional","affiliation":[]},{"given":"B.","family":"Rouzeyre","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"195557_CR1","doi-asserted-by":"crossref","unstructured":"S. Gupta, J. Rajski, and J. Tyszer, \u201cTest Pattern Generation Based on Arithmetic Operations,\u201d ICCAD'94 Digest of Technical Papers, 1994, pp. 117\u2013124.","DOI":"10.1109\/ICCAD.1994.629753"},{"key":"195557_CR2","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1023\/A:1008299817888","volume":"11","author":"A.P. Stroele","year":"1997","unstructured":"A.P. Stroele, \u201cBIST Pattern Generators Using Addition and Substraction Operations,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 11, pp. 69\u201380, 1997.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"6","key":"195557_CR3","doi-asserted-by":"crossref","first-page":"643","DOI":"10.1109\/12.277285","volume":"42","author":"J. Rajski","year":"1993","unstructured":"J. Rajski and J. Tyszer, \u201cAccumulator-Based Compaction of Test Responses,\u201d IEEE Trans. on Computers, Vol. 42, No. 6, pp. 643\u2013649, 1993.","journal-title":"IEEE Trans. on Computers"},{"key":"195557_CR4","doi-asserted-by":"crossref","unstructured":"J. Carletta and C. Papachristou, \u201cStructural Constraints for Circular Self-Test Paths,\u201d Proc. VLSI Test Symp., 1995, pp. 486\u2013491.","DOI":"10.1109\/VTEST.1995.512678"},{"key":"195557_CR5","doi-asserted-by":"crossref","unstructured":"J. Carletta and C. Papachristou, \u201cTestability Analysis and Insertion for RTL Circuits Based on Pseudorandom BIST,\u201d Proc. Intn'l Conf. on Computer Design, 1995, pp. 162\u2013167.","DOI":"10.1109\/ICCD.1995.528805"},{"issue":"1","key":"195557_CR6","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/43.21818","volume":"8","author":"A. Krasniewski","year":"1989","unstructured":"A. Krasniewski and S. Pilarski, \u201cCircular Self-Test Path: A Low-Cost BIST Technique for VLSI Circuits,\u201d IEEE Trans. on CAD, Vol. 8, No. 1, pp. 46\u201355, Jan. 1989.","journal-title":"IEEE Trans. on CAD"},{"key":"195557_CR7","unstructured":"C.L. Hudson, Jr. and G.D. Peterson, \u201cParallel Self-Test with Pseudo-Random Test Patterns,\u201d Proc. IEEE ITC, 1987, pp. 954\u2013963."},{"key":"195557_CR8","doi-asserted-by":"crossref","unstructured":"A. Orailoglu and I.G. Harris, \u201cTest Path Generation and Test Scheduling for Self-Testable Designs,\u201d Proc. IEEE Intn'l Conf. on Computer Design, 1993, pp. 528\u2013531.","DOI":"10.1109\/ICCD.1993.393321"},{"key":"195557_CR9","doi-asserted-by":"crossref","unstructured":"D. Gizopoulos, A. Paschalis, and Y. Zorian, \u201cAn Effective BIST Scheme for Datapaths,\u201d Proc. IEEE ITC, 1996, pp. 76\u201385.","DOI":"10.1109\/TEST.1996.556947"},{"key":"195557_CR10","doi-asserted-by":"crossref","unstructured":"L. Avra, \u201cAllocation and Assignment in High-Level Synthesis,\u201d Proc. ITC91, 1991, pp. 463\u2013472.","DOI":"10.1109\/TEST.1991.519708"},{"key":"195557_CR11","doi-asserted-by":"crossref","unstructured":"N. Mukherjee, M. Kassab, J. Rajski, and J. Tyszer, \u201cArithmetic Built-In Self Test for High-Level Synthesis,\u201d Proc. VLSI Test Symp., 1995, pp. 132\u2013139.","DOI":"10.1109\/VTEST.1995.512628"},{"key":"195557_CR12","doi-asserted-by":"crossref","unstructured":"C. Papachristou and J. Carletta, \u201cTest Synthesis in the Behavioral Domain,\u201d Proc. IEEE ITC, 1995, pp. 693\u2013702.","DOI":"10.1109\/TEST.1995.529899"},{"key":"195557_CR13","doi-asserted-by":"crossref","unstructured":"M. Vahidi and A. Orailoglu, \u201cTestability Metrics for Synthesis of Self-Testable Designs and Effective Test Plans,\u201d Proc. VLSI Test Symp., 1995, pp. 170\u2013175.","DOI":"10.1109\/VTEST.1995.512633"},{"key":"195557_CR14","unstructured":"D. Berthelot, M.L. Flottes, and B. Rouzeyre, \u201cA New TPG Structure for Datapath Cores,\u201d Digest of 1st IEEE Intn'l Workshop on Testing Embedded Core-based Systems TECS'97, 1997, pp. 2.1\u20132.6."},{"issue":"2","key":"195557_CR15","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/4.1002","volume":"23","author":"S. Freeman","year":"1988","unstructured":"S. Freeman, \u201cTest Generation for Data-Path Logic: The F-Path Method,\u201d IEEE Journal of Solid-State Circuits, Vol. 23, No. 2, pp. 421\u2013427, April 1988.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"195557_CR16","doi-asserted-by":"crossref","unstructured":"M.S. Abadir and M.A. Breuer, \u201cA Knowledge-Based System for Designing Testable VLSI Chips,\u201d IEEE Design & Test, pp. 56\u201368, Aug. 1985.","DOI":"10.1109\/MDT.1985.294746"},{"key":"195557_CR17","doi-asserted-by":"crossref","unstructured":"D. Gizopoulos, A. Paschalis, and Y. Zorian, \u201cAn Effective BIST Scheme for Booth Multipliers,\u201d Proc. IEEE ITC, 1995, pp. 824\u2013833.","DOI":"10.1109\/TEST.1995.529914"},{"key":"195557_CR18","doi-asserted-by":"crossref","unstructured":"D. Gizopoulos, A. Paschalis, and Y. Zorian, \u201cAn Effective BIST Scheme for Carry-Save and Carry-Propagate Array Multipliers,\u201d Proc. 4th IEEE Asian Test Symp., 1995, pp. 286\u2013292.","DOI":"10.1109\/ATS.1995.485349"},{"key":"195557_CR19","doi-asserted-by":"crossref","unstructured":"C.-J. Tseng and D. Siewiorek, \u201cAutomated Synthesis of Data Paths in Digital Systems,\u201d IEEE Transactions on CAD, Vol. 5, No. 3, July 1986.","DOI":"10.1109\/TCAD.1986.1270207"},{"key":"195557_CR20","doi-asserted-by":"crossref","unstructured":"P.G. Paulin and J.P. Knight, \u201cScheduling and Binding Algorithm for High Level Synthesis,\u201d Proc. DAC, 1989, pp. 1\u20136.","DOI":"10.1145\/74382.74383"},{"key":"195557_CR21","doi-asserted-by":"crossref","unstructured":"R. Jain, K. Kucukcaker, M.J. Mliner, and A.C. Parker, \u201cExperience with ADAM Synthesis System,\u201d Proc. DAC, 1989, pp. 56\u201361.","DOI":"10.1145\/74382.74393"},{"key":"195557_CR22","unstructured":"P. Dewilde, E. Deprettere, and R. Nouta, \u201cParallel and Pipelined VLSI Implementation of Signal Processing Algorithms,\u201d VLSI and Modern Signal Processing, S.Y. Kung, H.J. Whitehouse, and T. Kailath (Eds.), Prentice Hall, pp. 257\u2013260."},{"key":"195557_CR23","doi-asserted-by":"crossref","unstructured":"B. Rouzeyre, D. Dupont, and G. Sagnes, \u201cComponent Selection, Scheduling and Control Schemes for High-Level Synthesis,\u201d Proc. European Design and Test Conference, 1994, pp. 482\u2013489.","DOI":"10.1109\/EDTC.1994.326832"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008309625123.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008309625123\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008309625123.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:06:38Z","timestamp":1749204398000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008309625123"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,2]]},"references-count":23,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,2]]}},"alternative-id":["195557"],"URL":"https:\/\/doi.org\/10.1023\/a:1008309625123","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,2]]}}}