{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:07Z","timestamp":1749206407988,"version":"3.41.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,6]]},"DOI":"10.1023\/a:1008310203790","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"227-244","source":"Crossref","is-referenced-by-count":1,"title":["Built-in Self Test Based on Multiple On-Chip Signature Checking"],"prefix":"10.1007","volume":"14","author":[{"given":"Mohammed Fadle","family":"Abdulla","sequence":"first","affiliation":[]},{"given":"C.P.","family":"Ravikumar","sequence":"additional","affiliation":[]},{"given":"Anshul","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"235072_CR1","volume-title":"Digital Systems Testing And Testable Design","author":"M. Abromovici","year":"1990","unstructured":"M. Abromovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing And Testable Design,W.H. Freeman and Company, New York, 1990."},{"key":"235072_CR2","doi-asserted-by":"crossref","unstructured":"S-P. Lin, C.A. Njinda, and M.A. Breuer, \u201cGenerating A Family of Testable Designs Using The BILBO Methodology,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 4, pp. 71\u201389, April 1993.","DOI":"10.1007\/BF00971941"},{"key":"235072_CR3","doi-asserted-by":"crossref","unstructured":"E.J. McCluskey, \u201cBuilt-In Self-Test Techniques,\u201d IEEE Design and Test of Computers, pp. 21\u201336, April 1985.","DOI":"10.1109\/MDT.1985.294856"},{"issue":"1","key":"235072_CR4","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TC.1982.1675879","volume":"C-31","author":"T.W. Williams","year":"1992","unstructured":"T.W. Williams and K.P. Parker, \u201cDesign For Testability\u2014A Survey,\u201d IEEE Transations on Computers, Vol. C-31, No. 1, pp. 2\u201315, Jan 1992.","journal-title":"IEEE Transations on Computers"},{"key":"235072_CR5","doi-asserted-by":"crossref","unstructured":"V.D. Agrawal, C.R. Kime, and K.K. Saluja, \u201cATutorialOnBuilt-In Self-Test: Principles,\u201d IEEE Design and Test of Computers, Vol. 9, pp. 73\u201382, March 1993.","DOI":"10.1109\/54.199807"},{"issue":"4","key":"235072_CR6","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/43.45874","volume":"9","author":"K. Iwasaki","year":"1990","unstructured":"K. Iwasaki and F. Arakawa, \u201cAn Analysis of The Aliasing Probability of Multiple-Input Signature Register In The Case of A 2m-ary Symmetric Channel,\u201d IEEE Transations on Computer-Aided Design of Integrated Circuit and Systems, Vol. 9, No. 4, pp. 427\u2013438, April 1990.","journal-title":"IEEE Transations on Computer-Aided Design of Integrated Circuit and Systems"},{"issue":"4","key":"235072_CR7","doi-asserted-by":"crossref","first-page":"586","DOI":"10.1109\/12.54855","volume":"39","author":"D.K. Pradhan","year":"1990","unstructured":"D.K. Pradhan, S.K. Gupta, and M.G. Karpovsky, \u201cAliasing Probability For Multiple Input Signature analyzer,\u201d IEEE Transations on Computers, Vol. 39, No. 4, pp. 586\u2013591, April 1990.","journal-title":"IEEE Transations on Computers"},{"key":"235072_CR8","unstructured":"J.A. Waicukauski, V.P. Gupta, and S.T. Patel, \u201cDiagnosis of BIST Failures by PPSFP Simulation,\u201d In Proc. International Test Conference, Sept 1987, pp. 480\u2013484."},{"key":"235072_CR9","doi-asserted-by":"crossref","unstructured":"Y.-H Lee and C.M. Krishna, \u201cOptimal Scheduling of Signature Analysis For VLSI Testing,\u201d In Proc. International Test Conference, 1988, pp. 443\u2013451.","DOI":"10.1109\/TEST.1988.207755"},{"issue":"Spring","key":"235072_CR10","first-page":"68","volume":"11","author":"Y. Wu","year":"1995","unstructured":"Y. Wu and A. Ivanov, \u201cReducing Hardware with Fuzzy Multiple Signature Analysis,\u201d IEEE Design and Test of Computers, Vol. 11, pp. 68\u201374, Spring 1995.","journal-title":"IEEE Design and Test of Computers"},{"key":"235072_CR11","unstructured":"D.K. Bhavsar, \u201cCan We Eliminate Fault Escape In Self-Testing By Polynomial Division (Signature Analysis),\u201d In Proc. International Test Conference, 1984, pp. 134\u2013139."},{"issue":"5","key":"235072_CR12","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/TC.1985.1676586","volume":"C-34","author":"J.P. Robinson","year":"1985","unstructured":"J.P. Robinson, \u201cSegmented Testing,\u201d IEEE Transations on Computers, Vol. C-34, No. 5, pp. 467\u2013471, May 1985.","journal-title":"IEEE Transations on Computers"},{"issue":"6","key":"235072_CR13","doi-asserted-by":"crossref","first-page":"817","DOI":"10.1109\/12.391180","volume":"44","author":"Y. Wu","year":"1995","unstructured":"Y. Wu and A. Ivanov, \u201cSingle-Reference Multiple Intermediate Signature (SREMIS) Analysis For BIST,\u201d IEEE Transations on Computers, Vol. 44, No. 6, pp. 817\u2013825, June 1995.","journal-title":"IEEE Transations on Computers"},{"key":"235072_CR14","doi-asserted-by":"crossref","unstructured":"M.F. Abdulla, C.P. Ravikumar, and A. Kumar, \u201cA Novel BIST Architecture With Built-In Self-Check,\u201d In Proceedings of Int. Conference on VLSI Design, Bangolore, India, January 1996, pp. 57\u201360.","DOI":"10.1109\/ICVD.1996.489455"},{"key":"235072_CR15","volume-title":"Probability And Statistics For Decision Making","author":"Y. Chou","year":"1972","unstructured":"Y. Chou, Probability And Statistics For Decision Making, Holt, Rinehart and Winston, Inc., New York, 1972."},{"key":"235072_CR16","doi-asserted-by":"crossref","unstructured":"R. Treuer, H. Fujiwara, and V.K. Agarwal, \u201cImplementing A Built-In Self-Test PLA Design,\u201d IEEE Design and Test of Computers, Vol. 2, pp. 37\u201348, April 1985.","DOI":"10.1109\/MDT.1985.294859"},{"key":"235072_CR17","doi-asserted-by":"crossref","unstructured":"I.G. Harris and A. Orailoglu, \u201cMicroarchitectural Synthesis of VLSI Designs with High test Concurrency,\u201d In Proc. 31th ACM\/IEEE Design Automation Conference, 1994, pp. 206\u2013211.","DOI":"10.1145\/196244.196353"},{"issue":"10","key":"235072_CR18","doi-asserted-by":"crossref","first-page":"1437","DOI":"10.1109\/43.256918","volume":"12","author":"I. Park","year":"1993","unstructured":"I. Park and C. Kyung, \u201cFAMOS: An Efficient Scheduling Algorithm For High-Level Synthesis,\u201d IEEE Transations on Computer-Aided Design of Integrated Circuit and Systems, Vol. 12, No. 10, pp. 1437\u20131448, OCTOBER 1993.","journal-title":"IEEE Transations on Computer-Aided Design of Integrated Circuit and Systems"},{"key":"235072_CR19","doi-asserted-by":"crossref","unstructured":"S. Bhatia and N.K. Jha, \u201cBehavioral Synthesis For Hierarchical Testability of Controller\/Data Path Circuits with Conditional Branches.\u201d In Proceeding International Conference on Computer Design (ICCD), 1994, pp. 91\u201396.","DOI":"10.1109\/ICCD.1994.331862"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008310203790.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008310203790\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008310203790.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:06:19Z","timestamp":1749204379000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008310203790"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,6]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1999,6]]}},"alternative-id":["235072"],"URL":"https:\/\/doi.org\/10.1023\/a:1008310203790","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,6]]}}}