{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405182,"version":"3.41.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2000,2,1]],"date-time":"2000-02-01T00:00:00Z","timestamp":949363200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,2,1]],"date-time":"2000-02-01T00:00:00Z","timestamp":949363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2000,2]]},"DOI":"10.1023\/a:1008311916502","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"13-27","source":"Crossref","is-referenced-by-count":7,"title":["A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors"],"prefix":"10.1007","volume":"16","author":[{"given":"Ta-Chung","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikram","family":"Iyengar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elizabeth M.","family":"Rudnick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"249814_CR1","volume-title":"Computer Architecture: A Quantitative Approach","author":"J. Hennessy","year":"1996","unstructured":"J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, 2nd ed., Morgan Kaufmann Publishers, San Francisco, CA, 1996.","edition":"2nd ed."},{"key":"249814_CR2","doi-asserted-by":"crossref","unstructured":"M. Kantrowitz and L.M. Noack, \u201cI'm Done Simulating; Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor,\u201d in Proc. Design Automation Conf., 1996, pp. 325\u2013330.","DOI":"10.1109\/DAC.1996.545595"},{"key":"249814_CR3","doi-asserted-by":"crossref","unstructured":"C. Pixley, N. Strader,W. Bruce, J. Park, M. Kaufmann, K. Shultz, M. Burns, J. Kumar, J. Yuan, and J. Nguyen, \u201cCommercial Design Verification: Methodology and Tools,\u201d Proc. IEEE Int. Test Conf., 1996, pp. 839\u2013848.","DOI":"10.1109\/TEST.1996.557145"},{"key":"249814_CR4","unstructured":"Panel, \u201cWill Formal Verification be the Simulation of Tomorrow?,\u201d Microprocessor Test and Verification Workshop, Oct. 1998."},{"key":"249814_CR5","doi-asserted-by":"crossref","unstructured":"S. Taylor, M. Quinn, D. Brown, N. Dohm, S. Hildebrandt, J. Huggins, and C. Ramey, \u201cFunctional Verification of a Multiple-Issue, Out-Of-Order, Superscalar Alpha Processor-The DEC Alpha 21264 Microprocessor,\u201d Proc. Design Automation Conf., 1998, pp. 638\u2013643.","DOI":"10.1145\/277044.277208"},{"issue":"7","key":"249814_CR6","first-page":"747","volume":"E76-D","author":"H. Iwashita","year":"1993","unstructured":"H. Iwashita, T. Nakata, and F. Hirose, \u201cIntegrated Design and Test Assistance for Pipeline Controllers,\u201d IEICE Trans. Information and Systems, Vol. E76-D, No. 7, pp. 747\u2013754, 1993.","journal-title":"IEICE Trans. Information and Systems"},{"key":"249814_CR7","doi-asserted-by":"crossref","unstructured":"D.C. Lee and D.P. Siewiorek, \u201cFunctional Test Generation for Pipelined Computer Implementations,\u201d Proc. Int. Symp. Fault-Tolerant Computing, 1991, pp. 60\u201367.","DOI":"10.1109\/FTCS.1991.146633"},{"issue":"1","key":"249814_CR8","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/43.3141","volume":"7","author":"M.S. Abadir","year":"1988","unstructured":"M.S. Abadir, J. Ferguson, and T.E. Kirkland, \u201cLogic Design Verification via Test Generation,\u201d IEEE Trans. Computer-Aided Design, Vol. 7, No. 1, pp. 138\u2013148, Jan. 1988.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"249814_CR9","doi-asserted-by":"crossref","unstructured":"R.C. Ho, C.H. Yang, M.A. Horowitz, and D.A. Dill, \u201cArchitecture Validation for Processors,\u201d Proc. Int. Symp. on Computer Architecture, 1995, pp. 404\u2013413.","DOI":"10.1145\/223982.224450"},{"issue":"1","key":"249814_CR10","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/12.656068","volume":"47","author":"D. Moundanos","year":"1998","unstructured":"D. Moundanos, J.A. Abraham, and Y.V. Hoskote, \u201cAbstraction Techniques for Validation Coverage Analysis and Test Generation,\u201d IEEE Trans. Computers, Vol. 47, No. 1, pp. 2\u201313, Jan. 1998.","journal-title":"IEEE Trans. Computers"},{"issue":"4","key":"249814_CR11","doi-asserted-by":"crossref","first-page":"527","DOI":"10.1147\/sj.304.0527","volume":"30","author":"A. Aharon","year":"1991","unstructured":"A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd, \u201cVerification of the IBM RISC System\/6000 by a Dynamic Biased Pseudo-Random Test Program Generator,\u201d IBM Systems Journal, Vol. 30, No. 4, pp. 527\u2013538, 1991.","journal-title":"IBM Systems Journal"},{"key":"249814_CR12","unstructured":"W. Bruce, W.O. Law, J. Laurens, and E.M. Rudnick, \u201cMethod and Apparatus for Generating Instructions for use in Testing a Microprocessor,\u201d U.S. Patent No. 5, 646, 949, July 1997."},{"issue":"2","key":"249814_CR13","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/92.386220","volume":"3","author":"A. Chandra","year":"1995","unstructured":"A. Chandra, V. Iyengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal, \u201cAVPGEN-A Test Generator for Architecture Veri-fication,\u201d IEEE Trans. Very Large Scale Integration (VLSI) Systems, Vol. 3, No. 2, pp. 188\u2013199, June 1995.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"249814_CR14","unstructured":"J. Freeman, R. Duerden, C. Taylor, and M. Miller, \u201cThe 68060 Microprocessor Function Design and Verification Methodology,\u201d Proc. On-Chip Systems Design Conf., 1995, pp. 10.1\u201310.14."},{"key":"249814_CR15","unstructured":"A. Aharon, R. Gewirtzman, E. Gofman, and Y. Malka, \u201cHardware DesignVerification using Task Models,\u201d IBM Tech. Report, Vol. 88, No. 289, 1990."},{"key":"249814_CR16","doi-asserted-by":"crossref","unstructured":"A. Aharon, D. Goodman, M. Levinger, Y. Lichtenstein, Y. Malka, C. Metzger, M. Molcho, and G. Shurek, \u201cTest Program Generation for Functional Verification of PowerPC Processors in IBM,\u201d Proc. Design Automation Conf., 1995, pp. 279\u2013285.","DOI":"10.1145\/217474.217542"},{"key":"249814_CR17","doi-asserted-by":"crossref","unstructured":"S. Devadas, A. Ghosh, and K.Keutzer, \u201cAn Observability-Based Code Coverage Metric for Functional Simulation,\u201d Proc. Int. Conf. Computer Aided Design, 1996, pp. 418\u2013425.","DOI":"10.1109\/ICCAD.1996.569832"},{"key":"249814_CR18","doi-asserted-by":"crossref","unstructured":"A. Gupta, S. Malik, and P. Ashar, \u201cToward Formalizing a Validation Methodology Using Simulation Coverage,\u201d Proc. Design Automation Conf., 1997, pp. 740\u2013745.","DOI":"10.1145\/266021.266359"},{"key":"249814_CR19","doi-asserted-by":"crossref","unstructured":"L.-C. Wang, M.S. Abadir, and J. Zeng, \u201cMeasuring the Effectiveness of Various Design Validation Approaches for PowerPC Microprocessor Arrays,\u201d Proc. Design Automation and Test in Europe Conf., 1998, pp. 273\u2013277.","DOI":"10.1109\/DATE.1998.655867"},{"key":"249814_CR20","doi-asserted-by":"crossref","unstructured":"K.-T. Cheng and A.S. Krishnakumar, \u201cAutomatic Functional Test Generation Using the Extended Finite State Machine Model,\u201d Proc. Design Automation Conf., 1993, pp. 86\u201391.","DOI":"10.1145\/157485.164585"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008311916502.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008311916502\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008311916502.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:14:34Z","timestamp":1749204874000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008311916502"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,2]]},"references-count":20,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2000,2]]}},"alternative-id":["249814"],"URL":"https:\/\/doi.org\/10.1023\/a:1008311916502","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2000,2]]}}}