{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:03:54Z","timestamp":1749269034700,"version":"3.41.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1998,10,1]],"date-time":"1998-10-01T00:00:00Z","timestamp":907200000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,10,1]],"date-time":"1998-10-01T00:00:00Z","timestamp":907200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1998,10]]},"DOI":"10.1023\/a:1008314022796","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"201-212","source":"Crossref","is-referenced-by-count":1,"title":["Controller Resynthesis for Testability Enhancement of RTL Controller\/Data Path Circuits"],"prefix":"10.1007","volume":"13","author":[{"given":"Srivaths","family":"Ravi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Indradeep","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rabindra K.","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sujit","family":"Dey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"186572_CR1","unstructured":"M. Abramovici, M. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990."},{"key":"186572_CR2","doi-asserted-by":"crossref","unstructured":"K.T. Cheng and V.D. Agarwal, \u201cA Partial Scan Method for Sequential Circuits with Feedback,\u201d IEEE Trans. VLSI Systems, Vol. 39, pp. 544\u2013548, April 1986.","DOI":"10.1109\/12.54847"},{"key":"186572_CR3","doi-asserted-by":"crossref","unstructured":"V. Chickermane, E.M. Rudnick, P. Banerjee, and J.H. Patel, \u201cNon-Scan Design-for-Testability Techniques for Sequential Circuits,\u201d Proc. Int. Test Conf., June 1993, pp. 236\u2013241.","DOI":"10.1145\/157485.164686"},{"key":"186572_CR4","doi-asserted-by":"crossref","unstructured":"S. Dey and M. Potkonjak, \u201cNon-Scan Design-for-Testability Technique of RT-Level Circuits,\u201d Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 640\u2013645.","DOI":"10.1109\/ICCAD.1994.629889"},{"key":"186572_CR5","doi-asserted-by":"crossref","unstructured":"I. Ghosh, A. Raghunathan, and N.K. Jha, \u201cDesign for Hierarchical Testability of RTL Circuits Obtained by Behavioral Synthesis,\u201d Proc. Int. Conf. Computer Design, Oct. 1995, pp. 173\u2013179.","DOI":"10.1109\/ICCD.1995.528807"},{"key":"186572_CR6","doi-asserted-by":"crossref","unstructured":"A. Ghosh, S. Devadas, and A.R. Newton, \u201cSequential Test Generation and Synthesis for Testability at the Register Transfer and Logic Levels,\u201d IEEE Trans. Computer-Aided Design, Vol. 12, pp. 579\u2013588, May 1993.","DOI":"10.1109\/43.277606"},{"key":"186572_CR7","doi-asserted-by":"crossref","unstructured":"A. Majumdar, K. Saluja, and R. Jain, \u201cIncorporating Testability Constraints in High-Level Synthesis,\u201d Proc. Int. Symp. Fault-Tolerant Comput., July 1992, pp. 272\u2013279.","DOI":"10.1109\/FTCS.1992.243574"},{"key":"186572_CR8","doi-asserted-by":"crossref","unstructured":"S. Bhatia and N.K. Jha, \u201cGenesis: A Behavioral Synthesis System for Hierarchical Testability,\u201d Proc. European Design and Test Conf., Feb. 1993, pp. 272\u2013276.","DOI":"10.1109\/EDTC.1994.326865"},{"key":"186572_CR9","doi-asserted-by":"crossref","unstructured":"S. Dey, V. Gangaram, and M. Potkonjak, \u201cA Controller-Based Design-for-Testability Technique for Controller-Datapath Circuits,\u201d Proc. Int. Conf. Computer-Aided Design, Nov. 1995, pp. 534\u2013540.","DOI":"10.1109\/ICCAD.1995.480168"},{"key":"186572_CR10","doi-asserted-by":"crossref","unstructured":"P. Vishakantaiah, T. Thomas, J.A. Abraham, and M.S. Abadir, \u201cAMBIANT: Automatic Generation of Behavioral Modifications for Testability,\u201d Proceedings of ICCD, Oct. 1993, pp. 63\u201366.","DOI":"10.1109\/ICCD.1993.393404"},{"key":"186572_CR11","doi-asserted-by":"crossref","unstructured":"C.-H. Chen, T. Karnik, and D.G. Saab, \u201cStructural and Behavioral Synthesis for Testability Techniques,\u201d IEEE Trans. Computer-Aided Design, Vol. 13, pp. 777\u2013785, June 1994.","DOI":"10.1109\/43.285251"},{"key":"186572_CR12","doi-asserted-by":"crossref","unstructured":"F. Hsu, E.M. Rudnick, and J.H. Patel, \u201cEnhancing High-Level Control-Flow for Improved Testability,\u201d Proc. Int. Conf. Computer-Aided Design, Nov. 1996, pp. 322\u2013328.","DOI":"10.1109\/ICCAD.1996.569720"},{"key":"186572_CR13","doi-asserted-by":"crossref","unstructured":"A. Raghunathan, S. Dey, N.K. Jha, and K. Wakabayashi, \u201cPower Management Techniques for Control-Flow Intensive Designs,\u201d Proc. Design Automation Conf., June 1997, pp. 429\u2013434.","DOI":"10.1145\/266021.266191"},{"key":"186572_CR14","doi-asserted-by":"crossref","unstructured":"I. Ghosh, A. Raghunathan, and N.K. Jha, \u201cA Design for Testability Technique of RTL Circuits using Control\/Data Flow Extraction,\u201d Proc. Int. Conf. Computer-Aided Design, Nov. 1996, pp. 329\u2013336.","DOI":"10.1109\/ICCAD.1996.569798"},{"key":"186572_CR15","doi-asserted-by":"crossref","unstructured":"L. Avra, \u201cAllocation and Assignment in High-Level Synthesis for Self-Testable Datapaths,\u201d Proc. Int. Test Conf., June 1991, pp. 463\u2013471.","DOI":"10.1109\/TEST.1991.519708"},{"key":"186572_CR16","doi-asserted-by":"crossref","unstructured":"E. Sentovich, K. Singh, C. Moon, H. Savoj, R. Brayton, and A. Sangiovanni-Vincentelli, \u201cSequential Circuit Design using Synthesis and Optimization,\u201d Proc. European Design Automation Conf., Oct. 1992, pp. 328\u2013333.","DOI":"10.1109\/ICCD.1992.276282"},{"key":"186572_CR17","doi-asserted-by":"crossref","unstructured":"I. Ghosh, A. Raghunathan, and N.K. Jha, \u201cHierarchical Test Generation and Design for Testability of ASPPs and ASIPs,\u201d Proc. Design Automation Conf., June 1997, pp. 534\u2013539.","DOI":"10.1145\/266021.266277"},{"key":"186572_CR18","doi-asserted-by":"crossref","unstructured":"S. Bhattacharya, S. Dey, and F. Brglez, \u201cPerformance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications,\u201d Proc. Design Automation Conf., June 1994, pp. 491\u2013496.","DOI":"10.1145\/196244.196477"},{"key":"186572_CR19","doi-asserted-by":"crossref","unstructured":"T. Niermann and J.H. Patel, \u201cHITEC: A Test Generation Package for Sequential Circuits,\u201d Proc. European Design Automation Conf., Feb. 1991, pp. 214\u2013218.","DOI":"10.1109\/EDAC.1991.206393"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008314022796.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008314022796\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008314022796.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:03:23Z","timestamp":1749204203000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008314022796"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,10]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1998,10]]}},"alternative-id":["186572"],"URL":"https:\/\/doi.org\/10.1023\/a:1008314022796","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1998,10]]}}}