{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404632,"version":"3.41.0"},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,2]]},"DOI":"10.1023\/a:1008322011010","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"141-148","source":"Crossref","is-referenced-by-count":7,"title":["Exploiting Behavioral Information in Gate-Level ATPG"],"prefix":"10.1007","volume":"14","author":[{"given":"Silvia","family":"Chiusano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fulvio","family":"Corno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Prinetto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"195562_CR1","doi-asserted-by":"crossref","unstructured":"F. Corno, P. Prinetto, and M. Sonza Reorda, \u201cTestability Analysis and ATPG on Behavioral RT-Level VHDL,\u201d ITC'97: IEEE International Test Conference, Washington, USA, Oct. 1997, pp. 753\u2013759.","DOI":"10.1109\/TEST.1997.639688"},{"key":"195562_CR2","unstructured":"E.M. Rudnick, R. Vietti, A. Ellis, F. Corno, P. Prinetto, and M. Sonza Reorda, \u201cFast Sequential Cricuit Test Generation Using High-Level and Gate-Level Techniques,\u201d to be presented at DATE'98: IEEE European Design Automation and Test Conference."},{"key":"195562_CR3","doi-asserted-by":"crossref","unstructured":"S. Bathia and N.K. Jha, \u201cGenesis: A Behavioral Synthesis for Hierarchical Testability,\u201d Proc. ED & TC, 1994, pp. 272\u2013276.","DOI":"10.1109\/EDTC.1994.326865"},{"key":"195562_CR4","doi-asserted-by":"crossref","unstructured":"M.L. Flottes, D. Hammad, and B. Rouzeyre, \u201cHigh Level Synthesis for Easy Testability,\u201d Proc. ED & TC, 1995, pp. 198\u2013206.","DOI":"10.1109\/EDTC.1995.470392"},{"issue":"2","key":"195562_CR5","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/5.52214","volume":"78","author":"M.C. McFarland","year":"1990","unstructured":"M.C. McFarland, A.C. Parker, and R. Camposano, \u201cThe High-Level Synthesis of Digital Systems,\u201d Proc. of the IEEE, Feb. 1990, Vol. 78, No. 2, pp. 301\u2013317.","journal-title":"Proc. of the IEEE"},{"key":"195562_CR6","unstructured":"Synt User' manual, Synthesia, 1997."},{"key":"195562_CR7","volume-title":"Software Testing Techniques","author":"B. Beizer","year":"1990","unstructured":"B. Beizer, Software Testing Techniques, 2nd edition, Van Nosrand Rheinhold, New York, 1990.","edition":"2nd edition"},{"issue":"8","key":"195562_CR8","doi-asserted-by":"crossref","first-page":"991","DOI":"10.1109\/43.511578","volume":"15","author":"F. Corno","year":"1996","unstructured":"F. Corno, P. Prinetto, M. Rebaudengo, and M. Sonza Reorda, \u201cGATTO:A Genetic Algorithm for Automatic Test Pattern Generation for Large Synchronous Sequential Circuits,\u201d IEEE Transactions on Computer-Aided Design, Vol. 15, No. 8, pp. 991\u20131000, Aug. 1996.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"195562_CR9","unstructured":"Synopsys Inc., VHDL Compiler Reference Manual, Synopsys Inc., 1994."},{"key":"195562_CR10","doi-asserted-by":"crossref","unstructured":"T. Niermann and J.H. Patel, \u201cHITEC: A Test Generation Package for Sequential Circuits,\u201d EDAC'91: IEEE European Design Automation Conference, Amsterdam, The Netherlands, Feb. 1991, pp. 214\u2013218.","DOI":"10.1109\/EDAC.1991.206393"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008322011010.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008322011010\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008322011010.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:08:05Z","timestamp":1749204485000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008322011010"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,2]]},"references-count":10,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,2]]}},"alternative-id":["195562"],"URL":"https:\/\/doi.org\/10.1023\/a:1008322011010","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,2]]}}}