{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405580,"version":"3.41.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2000,10,1]],"date-time":"2000-10-01T00:00:00Z","timestamp":970358400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,10,1]],"date-time":"2000-10-01T00:00:00Z","timestamp":970358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2000,10]]},"DOI":"10.1023\/a:1008329018664","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"521-539","source":"Crossref","is-referenced-by-count":0,"title":["A Practical Vector Restoration Technique for Large Sequential Circuits"],"prefix":"10.1007","volume":"16","author":[{"given":"Surendra K.","family":"Bommu","sequence":"first","affiliation":[]},{"given":"Kiran B.","family":"Doreswamy","sequence":"additional","affiliation":[]},{"given":"Srimat T.","family":"Chakradhar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"270880_CR1","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/43.124404","volume":"11","author":"T.M. Niermann","year":"1992","unstructured":"T.M. Niermann, R.K. Roy, J.H. Patel, and J.A. Abraham, \u201cTest Compaction for Sequential Circuits,\u201d IEEE Trans. Computer-Aided Design, Vol. 11, No. 2, pp. 260-267, Feb. 1992.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"270880_CR2","volume-title":"Time-Efficient Automatic Test Pattern Generation System","author":"B. So","year":"1994","unstructured":"B. So, \u201cTime-Efficient Automatic Test Pattern Generation System,\u201d Ph.D. Thesis, EE Dept., Univ. of Wisconsin at Madison, 1994."},{"key":"270880_CR3","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn Static Compaction of Test Sequences for Synchronous Sequential Circuits,\u201d Proc. Design Automation Conf., June 1996, pp. 215-220.","DOI":"10.1109\/DAC.1996.545575"},{"key":"270880_CR4","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, F.M. Rudnick, and J.H. Patel, \u201cFast Algorithms for Static Compaction of Sequential Circuit Test Vectors,\u201d Proc. IEEE VLSI Test Symp., Apr. 1995, pp. 188-195.","DOI":"10.1109\/VTEST.1997.600260"},{"key":"270880_CR5","unstructured":"M.S. Hsiao and S.T. Chakradhar, \u201cPartitioning and Reordering Techniques for Static Test Sequence Compaction of Sequential Circuits,\u201d Technical Report 1997, Computers & Communications Research Lab, NEC USA Inc."},{"key":"270880_CR6","unstructured":"R. Guo, I. Pomeranz, and S.M. Reddy, \u201cProcedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits Based on Vector Restoration,\u201d Technical Report 8-3-1997, Electrical and Computer Engineering Department, University of Iowa, 1997."},{"key":"270880_CR7","doi-asserted-by":"crossref","unstructured":"I. Pomeranz, and S.M. Reddy, \u201cVector Restoration Based Static Compaction of Test Sequences for Synchronous Sequential Circuits,\u201d in Proceedings Int. Conf. on Computer Design, 1997. University of Iowa, Aug. 1997, pp. 360-365.","DOI":"10.1109\/ICCD.1997.628895"},{"key":"270880_CR8","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d Int. Symposium on Circuits and Systems, May 1989, pp. 1929-1934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"270880_CR9","doi-asserted-by":"crossref","unstructured":"T.M. Niermann and J.H. Patel, \u201cHITEC: A Test Generation Package for Sequential Circuits,\u201d Proc. European Conf. Design Automation (EDAC), March 1991, pp. 214-218.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"270880_CR10","doi-asserted-by":"crossref","unstructured":"A. Raghunathan and S.T. Chakradhar, \u201cAcceleration Techniques for Dynamic Vector Compaction,\u201d Proc. Intl. Conf. Computer-Aided Design, Aug. 1995, pp. 310-317.","DOI":"10.1109\/ICCAD.1995.480134"},{"key":"270880_CR11","doi-asserted-by":"crossref","unstructured":"S.T. Chakradhar and A. Raghunathan, \u201cBottleneck Removal Algorithm for Dynamic Compaction in Sequential Circuits,\u201d IEEE Trans. on Computer-Aided Design, 1997, accepted for publication.","DOI":"10.1109\/43.662677"},{"key":"270880_CR12","unstructured":"T.M. Niermann and J.H. Patel, \u201cMethod for Automatically Generating Test Vectors for Digital Integrated Circuits,\u201d U.S. Patent No. 5,377,197, Dec. 1994."},{"key":"270880_CR13","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, E.M. Rudnick, and J.H. Patel, \u201dSequential Circuit Test Generation Using Dynamic State Traversal,\u201d Proc. European Design and Test Conf., Feb. 1997, pp. 22-28.","DOI":"10.1109\/EDTC.1997.582325"},{"key":"270880_CR14","doi-asserted-by":"crossref","unstructured":"E.M. Rudnick and J.H. Patel \u201cSimulation-Based Techniques for Dynamic Test Sequence Compaction,\u201d Proc. Intl. Conf. Computer-Aided Design, Nov. 1996, pp. 67-73.","DOI":"10.1109\/ICCAD.1996.568942"},{"key":"270880_CR15","doi-asserted-by":"crossref","unstructured":"T.J. Lambert and K.K. Saluja, \u201cMethods for Dynamic Test Vector Compaction in Sequential Test Generation,\u201d in Proc. Int. Conf. on VLSI Design, Jan. 1996, pp. 166-169.","DOI":"10.1109\/ICVD.1996.489478"},{"key":"270880_CR16","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cDynamic Test Compaction for Synchronous Sequential Circuits Using Static Compaction Techniques,\u201d in Proc. Fault-Tolerant Computing Symp., pp. 53-61, June 1996.","DOI":"10.1109\/FTCS.1996.534594"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008329018664.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008329018664\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008329018664.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:10:14Z","timestamp":1749204614000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008329018664"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,10]]},"references-count":16,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2000,10]]}},"alternative-id":["270880"],"URL":"https:\/\/doi.org\/10.1023\/a:1008329018664","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2000,10]]}}}