{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:07Z","timestamp":1749206407683,"version":"3.41.0"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1998,8,1]],"date-time":"1998-08-01T00:00:00Z","timestamp":901929600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,8,1]],"date-time":"1998-08-01T00:00:00Z","timestamp":901929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1998,8]]},"DOI":"10.1023\/a:1008329031457","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"7-17","source":"Crossref","is-referenced-by-count":6,"title":["Behavioral Level Noise Modeling and Jitter Simulation of Phase-Locked Loops with Faults Using VHDL-AMS"],"prefix":"10.1007","volume":"13","author":[{"given":"Nihal J.","family":"Godambe","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.-J.","family":"Richard Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"6","key":"186555_CR1","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1109\/43.285252","volume":"13","author":"L. Milor","year":"1994","unstructured":"L. Milor and A.L. Sangiovanni-Vincentelli, \u201cMinimizing Production Test Time to Detect Faults in Analog Circuits,\u201d IEEE Trans. Computer-Aided Design, Vol. 13, No. 6, pp. 796\u2013813, June 1994.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"186555_CR2","unstructured":"W.H. Kao, R. Voorakaranam, and A. Chatterjee, \u201cAHDL-Based Analog Behavioral Fault Modeling and Simulation,\u201d Proc. Analog &Mixed-Signal Applications Conf., San Jose, CA, July 1997, pp. 93\u201396."},{"key":"186555_CR3","doi-asserted-by":"crossref","unstructured":"A. Meixner and W. Maly, \u201cFault Modeling for the Testing of Mixed Integrated Circuits,\u201d Proc. IEEE Int. Test Conf., 1991, pp. 564\u2013572.","DOI":"10.1109\/TEST.1991.519719"},{"key":"186555_CR4","unstructured":"C.-Y. Pan, K.-T. Cheng, and S. Gupta, \u201cA Comprehensive Fault Macromodel for Opamps,\u201d Proc. IEEE Int. Conf. Computer-Aided Design, 1994, pp. 344\u2013349."},{"key":"186555_CR5","doi-asserted-by":"crossref","unstructured":"M. Soma, \u201cAn Experimental Approach to Analog Fault Models,\u201d Proc. IEEE Custom Integrated Circuits Conf., 1991, pp. 13.6.1\u2013 13.6.4.","DOI":"10.1109\/CICC.1991.164061"},{"key":"186555_CR6","doi-asserted-by":"crossref","unstructured":"R.J.A. Harvey, A.M.D. Richardson, E.M.J.G. Bruls, and K. Baker, \u201cAnalogue Fault Simulation based on Layout Dependent Fault Models,\u201d Proc. Int. Test Conf., 1994, pp. 641\u2013648.","DOI":"10.1109\/TEST.1994.528009"},{"key":"186555_CR7","doi-asserted-by":"crossref","unstructured":"F.C.M. Kuijstermans, M. Sachdev, and A.P. Thijssen, \u201cDefect-Oriented Test Methodology for Complex Mixed-Signal Circuits,\u201d Proc. Int. Test Conf., 1995, pp. 18\u201323.","DOI":"10.1109\/EDTC.1995.470425"},{"key":"186555_CR8","doi-asserted-by":"crossref","unstructured":"C. Sebeke, J.P. Teixeira, and M.J. Ohletz, \u201cAutomatic Fault Extraction and Simulation of Layout Realistic Faults for Integrated Analogue Circuits,\u201d Proc. European Test Conf., 1995, pp. 464\u2013468.","DOI":"10.1109\/EDTC.1995.470319"},{"key":"186555_CR9","doi-asserted-by":"crossref","unstructured":"G. Devarayanadurg, P. Goteti, and M. Soma, \u201cHierarchy Based Statistical Fault Simulation for Mixed-Signal ICs,\u201d Proc. IEEE Int. Test Conf., Oct. 1996, pp. 521\u2013527.","DOI":"10.1109\/TEST.1996.557077"},{"key":"186555_CR10","doi-asserted-by":"crossref","unstructured":"C.-J. Shi and N.J. Godambe, \u201cBehavioral Fault Modeling and Simulation of Phase Locked Loops using a VHDL-AMS Like Language,\u201d Proc. IEEE ASIC Conf. and Exhibit, 1996, pp. 245\u2013250.","DOI":"10.1109\/ASIC.1996.552003"},{"issue":"1","key":"186555_CR11","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/43.559332","volume":"16","author":"C.-Y. Chao","year":"1997","unstructured":"C.-Y. Chao, H.-J. Lin, and L. Milor, \u201cOptimal Testing of VLSI Analog Circuits,\u201d IEEE Trans. Computer-Aided Design, Vol. 16, No. 1, pp. 58\u201377, Jan. 1997.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"186555_CR12","doi-asserted-by":"crossref","unstructured":"E. Liu, W. Kao, E. Felt, and A. Sangiovanni-Vincentelli, \u201cAnalog Testability Analysis and Fault Diagnosis using Behavioral Modeling,\u201d Proc. IEEE Custom Integrated Circuits Conf., San Diego, CA, May 1994, pp. 413\u2013416.","DOI":"10.1109\/CICC.1994.379691"},{"key":"186555_CR13","doi-asserted-by":"crossref","unstructured":"M. Franz, T.C. Whang, and W. Chou, \u201cA 240 MHz Phase-Locked-Loop Circuit Implemented as a Standard Macro on CMOS SOG Gate Arrays,\u201d Proc. IEEE Custom Integrated Circuits Conf., 1992, pp. 25.1.1\u201325.1.4.","DOI":"10.1109\/CICC.1992.591837"},{"key":"186555_CR14","unstructured":"B. Razavi, \u201cAnalysis, Modeling, and Simulation of Phase Noise in Monolithic Voltage-Controlled Oscillators,\u201d Proc. IEEE Custom Integrated Circuits Conf., 1995, pp. 14.5.1\u201314.5.4."},{"key":"186555_CR15","doi-asserted-by":"crossref","first-page":"1760","DOI":"10.1109\/ISCAS.1995.523754","volume":"3","author":"W.E. Thain","year":"1995","unstructured":"W.E. Thain and J.A. Connelly, \u201cSimulating Phase Noise in Phase-Locked Loops with a Circuit Simulator,\u201d Proc. IEEE Int. Symp. Circuits Syst., 1995, Vol. 3, pp. 1760\u20131763.","journal-title":"Proc. IEEE Int. Symp. Circuits Syst."},{"key":"186555_CR16","unstructured":"N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, 2nd edition, Addison-Wesley, 1993."},{"key":"186555_CR17","doi-asserted-by":"crossref","unstructured":"H. Xue, C.N. Di, and J.A.G. Jess, \u201cA Net-Oriented Method for Realistic Fault Analysis,\u201d Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1993, pp. 78\u201384.","DOI":"10.1109\/ICCAD.1993.580034"},{"key":"186555_CR18","unstructured":"N.J. Godambe, \u201cBehavioral Fault Modeling for a Mixed-Signal PLL,\u201d Master thesis, Department of Electrical and Computer Engineering, University of Iowa, Dec. 1996."},{"issue":"8","key":"186555_CR19","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/43.85733","volume":"10","author":"Y.C. Ju","year":"1991","unstructured":"Y.C. Ju, V.B. Rao, and R.A. Saleh, \u201cConsistency Checking and Optimization of Macro Models,\u201d IEEE Trans. Computer-Aided Design, Vol. 10, No. 8, pp. 957\u2013967, Aug. 1991.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"186555_CR20","doi-asserted-by":"crossref","unstructured":"C.-J. Shi and M. Tian, \u201cSimulation and Sensitivity of Linear Analog Circuits under Parameter Variations by Robust Interval Analysis,\u201d ACM Transactions on Design Automation of Electronic Systems, (to appear) Vol. 4, No. 3, July 1999.","DOI":"10.1145\/315773.315780"},{"key":"186555_CR21","doi-asserted-by":"crossref","unstructured":"M.W. Tian and C.-J. Shi, \u201cRapid Frequency-Domain Analog Fault Simulation under Parameter Tolerances,\u201d Proc. 34th IEEE\/ACMDesign Automation Conf., Anaheim, CA, June 1997, pp. 275\u2013280.","DOI":"10.1145\/266021.266094"},{"key":"186555_CR22","unstructured":"C.D. Motchenbacher and J.A. Connelly, Low Noise Electronic System Design, John Wiley, 1993."},{"key":"186555_CR23","unstructured":"\u201cDefinition of Analog and Mixed-Signal Extensions to IEEE Standard VHDL,\u201d IEEE1076.1 Working Group Document, HDL-A is Mentor Graphics's implementation of an early draft of this standard, April 1998."},{"key":"186555_CR24","doi-asserted-by":"crossref","unstructured":"P. Bolcato and R. Poujois, \u201cA New Approach for Noise Simulation in Transient Analysis,\u201d Proc. IEEE Int. Symp. Circuits Syst., May 1992, pp. 887\u2013890.","DOI":"10.1109\/ISCAS.1992.230079"},{"key":"186555_CR25","unstructured":"A. Demir, E. Liu, A.L. Sangiovanni-Vincentelli, and I. Vassiliou, \u201cBehavioral Simulation Techniques for Phase\/Delay-Locked Systems,\u201d Proc. IEEE Custom Integrated Circuits Conf., 1994, pp. 21.3.1\u201321.3.4."},{"key":"186555_CR26","unstructured":"B. Kim, T.C. Weigandt, and P.R. Gray, \u201cPLL\/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design,\u201d Proc. IEEE Int. Symp. Circuits Syst., June 1994, pp. 31\u201334."},{"issue":"11","key":"186555_CR27","doi-asserted-by":"crossref","first-page":"1849","DOI":"10.1109\/TCOM.1980.1094619","volume":"28","author":"F.M. Gardner","year":"1980","unstructured":"F.M. Gardner, \u201cCharge Pump Phase-Lock Loops,\u201d IEEE Trans. Comm., Vol. 28, No. 11, pp. 1849\u20131858, Nov. 1980.","journal-title":"IEEE Trans. Comm."},{"key":"186555_CR28","doi-asserted-by":"crossref","unstructured":"J. McNeill, \u201cJitter in Ring Oscillators,\u201d Proc. IEEE Int. Symp. Circuits Syst., June 1994, pp. 201\u2013204.","DOI":"10.1109\/ISCAS.1994.409561"},{"key":"186555_CR29","doi-asserted-by":"crossref","unstructured":"I.A. Young, J.K. Greason, and K.L. Wong, \u201cA PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors,\u201d IEEE J. Solid-State Circuits, Vol. 27, pp. 1599\u20131607, Nov. 1992","DOI":"10.1109\/4.165341"},{"issue":"6","key":"186555_CR30","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1109\/JSSC.1983.1052034","volume":"18","author":"A.A. Abidi","year":"1983","unstructured":"A.A. Abidi and R.G. Meyer, \u201cNoise in Relaxation Oscillators,\u201d IEEE J. Solid-State Circuits, Vol. 18, No. 6, pp. 794\u2013802, Dec. 1983.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"15","key":"186555_CR31","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1109\/43.506137","volume":"15","author":"A. Demir","year":"1996","unstructured":"A. Demir, E. Liu, and A.L. Sangiovanni-Vincentelli, \u201cTime-Domain Non-Monte Carlo Noise Simulation for Non-Linear Dynamic Circuits with Arbitrary Excitations,\u201d IEEE Trans. Computer-Aided Design, Vol. 15, No. 15, pp. 493\u2013504, May 1996.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"186555_CR32","unstructured":"I.E. Getreu, \u201cBehavioral Modeling of Analog Blocks Using the SABER Simulator,\u201d Proc. Midwest Symp. Circuits Syst., Aug. 1989."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008329031457.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008329031457\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008329031457.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:09:12Z","timestamp":1749204552000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008329031457"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,8]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1998,8]]}},"alternative-id":["186555"],"URL":"https:\/\/doi.org\/10.1023\/a:1008329031457","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1998,8]]}}}