{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T03:53:49Z","timestamp":1779249229801,"version":"3.51.4"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1999,12,1]],"date-time":"1999-12-01T00:00:00Z","timestamp":944006400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,12,1]],"date-time":"1999-12-01T00:00:00Z","timestamp":944006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,12]]},"DOI":"10.1023\/a:1008332723359","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"239-254","source":"Crossref","is-referenced-by-count":1,"title":["On Non-Statistical Techniques for Fast Fault Coverage Estimation"],"prefix":"10.1007","volume":"15","author":[{"given":"Michael S.","family":"Hsiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"241859_CR1","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MDT.1985.294683","volume":"2","author":"S.K. Jain","year":"1985","unstructured":"S.K. Jain and V.D. Agrawal, \u201cStatistical Fault Analysis,\u201d IEEE Design & Test of Computers, Vol. 2, No. 1, pp. 38\u201344, Feb. 1985.","journal-title":"IEEE Design & Test of Computers"},{"key":"241859_CR2","unstructured":"S.K. Jain and D.M. Singer, \u201cCharacteristics of Statistical Fault Analysis,\u201d Proc. Int'l Conf. Computer Design, 1986, pp. 24\u201330."},{"issue":"3","key":"241859_CR3","first-page":"189","volume":"5","author":"V.D. Agrawal","year":"1981","unstructured":"V.D. Agrawal, \u201cSampling Techniques for Determining Fault Coverage in LSI Circuits,\u201d Journal of Digital Systems, Vol. 5, No. 3, pp. 189\u2013202, Fall 1981.","journal-title":"Journal of Digital Systems"},{"issue":"3","key":"241859_CR4","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MDT.1984.5005653","volume":"1","author":"R.L. Wadsack","year":"1984","unstructured":"R.L. Wadsack, \u201cDesign Verification and Testing of the WE32100 CPUs,\u201d IEEE Design & Test of Computers, Vol. 1, No. 3, pp. 66\u201375, Aug. 1984.","journal-title":"IEEE Design & Test of Computers"},{"key":"241859_CR5","first-page":"590","volume":"14","author":"K. Heragu","year":"1995","unstructured":"K. Heragu, V.D. Agrawal, and M. Bushnell, \u201cFault Coverage Estimation by Test Vector Sampling,\u201d IEEE Trans. CAD, Vol. 14, pp. 590\u2013596, May 1995.","journal-title":"IProc. Int. Conf. VLSI Design"},{"key":"241859_CR6","unstructured":"C.R. Graham, E.M. Rudnick, and J.H. Patel, \u201cDynamic Fault Grouping for PROOFS:A Win for Large Sequential Circuits,\u201d Proc. Int. Conf. VLSI Design, 1997, pp. 495\u2013501."},{"key":"241859_CR7","doi-asserted-by":"crossref","unstructured":"H.K. Lee and D.S. Ha, \u201cHOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits,\u201d Proc. ACM\/IEEE Des. Aut. Conf., 1992, pp. 336\u2013340.","DOI":"10.1109\/DAC.1992.227782"},{"key":"241859_CR8","doi-asserted-by":"crossref","unstructured":"H.K. Lee and D.S. Ha, \u201cNew Methods of Improving Parallel Fault Simulation in Synchronous Sequential Circuits,\u201d Proc. Intl. Conf. CAD, 1993, pp. 10\u201317.","DOI":"10.1109\/ICCAD.1993.580024"},{"key":"241859_CR9","unstructured":"C.-P. Kung and C.-S. Lin, \u201cHyHOPE: A Fast Fault Simulator with Efficient Simulation of Hypertrophic Faults,\u201d Proc. IEEE Intl. Conf. on CAD, 1994, pp. 714\u2013718."},{"key":"241859_CR10","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, NY, 1990."},{"key":"241859_CR11","doi-asserted-by":"crossref","unstructured":"S.B. Akers, B. Krishnamurthy, S. Park, and A. Swaminathan, \u201cWhy is Less Information from Logic Simulation More Useful in Fault Simulation?\u201d Proc. Int. Test Conf., 1990, pp. 786\u2013800.","DOI":"10.1109\/TEST.1990.114096"},{"key":"241859_CR12","doi-asserted-by":"crossref","unstructured":"E.M. Rudnick, T.M. Niermann, and J.H. Patel, \u201cMethods for Reducing Events in Sequential Circuit Fault Simulation,\u201d Proc. IEEE Intl. Conf. on CAD, 1991, pp. 546\u2013549.","DOI":"10.1109\/ICCAD.1991.185328"},{"key":"241859_CR13","doi-asserted-by":"crossref","unstructured":"S. Gai, P.L. Montessoro, and F. Somenzi, \u201cThe Performance of the Concurrent Fault Simulation Algorithms in MOZART,\u201d Proc. ACM\/IEEE Design Automation Conf., 1998, pp. 692\u2013697.","DOI":"10.1109\/DAC.1988.14844"},{"key":"241859_CR14","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, E.M. Rudnick, and J.H. Patel, \u201cSequential Circuit Test Generation Using Dynamic State Traversal,\u201d Proc. European Design and Test Conf., 1997, pp. 22\u201328.","DOI":"10.1109\/EDTC.1997.582325"},{"key":"241859_CR15","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d Proc. Int. Symp. Circuits and Systems, 1989, pp. 1929\u20131934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"241859_CR16","doi-asserted-by":"crossref","unstructured":"T.M. Niermann and J.H. Patel, \u201cHITEC: A Test Generation Package for Sequential Circuits,\u201d Proc. European Conf. Design Automation (EDAC), 1991, pp. 214\u2013218.","DOI":"10.1109\/EDAC.1991.206393"},{"issue":"2","key":"241859_CR17","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1109\/43.124398","volume":"11","author":"T. Niermann","year":"1992","unstructured":"T. Niermann, W.T. Cheng, and J.H. Patel, \u201cPROOFS: A Fast, Memory-Efficient Sequential Circuit Fault Simulator,\u201d IEEE Trans. on CAD, Vol. 11, No. 2, pp. 198\u2013207, Feb. 1992.","journal-title":"IEEE Trans. on CAD"},{"key":"241859_CR18","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, E.M. Rudnick, and J.H. Patel, \u201cAutomatic Test Generation Using Genetically-Engineered Distinguishing Sequences,\u201d Proc. VLSI Test Symp., 1996, pp. 216\u2013223.","DOI":"10.1109\/VTEST.1996.510860"},{"key":"241859_CR19","doi-asserted-by":"crossref","unstructured":"E.M. Rudnick, J.H. Patel, and I. Pomeranz, \u201cOn Potential Fault Detection in Sequential Circuits,\u201d Proc. International Test Conf., Oct. 1996, pp. 142\u2013149.","DOI":"10.1109\/TEST.1996.556956"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008332723359.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008332723359\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008332723359.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:07:25Z","timestamp":1749204445000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008332723359"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,12]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1999,12]]}},"alternative-id":["241859"],"URL":"https:\/\/doi.org\/10.1023\/a:1008332723359","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1999,12]]}}}