{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404677,"version":"3.41.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,2]]},"DOI":"10.1023\/a:1008336919671","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"13-22","source":"Crossref","is-referenced-by-count":8,"title":["Detection of Defects Using Fault Model Oriented Test Sequences"],"prefix":"10.1007","volume":"14","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Aza\u00efs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Bertrand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"195545_CR1","doi-asserted-by":"crossref","unstructured":"F.J. Fergusson and S.C. Shen, \u201cExtraction and Simulation of Realistic CMOS Faults with Inductive Fault Analysis,\u201d Proc. Int'l Test Conference, USA, 1988, pp. 475\u2013484.","DOI":"10.1109\/TEST.1988.207759"},{"key":"195545_CR2","doi-asserted-by":"crossref","unstructured":"W. Maly, P.K. Nag, and P. Nigh, \u201cTesting Oriented Analysis of CMOS ICs with Opens,\u201d Proc. Int'l Conference on Computer Aided Design (ICCAD), Nov. 1988, pp. 344\u2013347.","DOI":"10.1109\/ICCAD.1988.122525"},{"key":"195545_CR3","doi-asserted-by":"crossref","unstructured":"K. Baker and B. Verhelst, \u201cIDDQ Testing Because 'Zero Defects isn't Enough,\u201d Proc. Int'l Test Conference, Sept. 1990, p. 253.","DOI":"10.1109\/TEST.1990.114025"},{"key":"195545_CR4","doi-asserted-by":"crossref","unstructured":"R.R. Fritzemeier, J.M. Soden, K.R. Treece, and C.F. Hawkins, \u201cIncreased CMOS IC Stuck-at Fault Coverage with Reduced IDDQ Test Sets,\u201d Proc. Int'l Test Conference, Sept. 1990, pp. 427\u2013435.","DOI":"10.1109\/TEST.1990.114051"},{"key":"195545_CR5","doi-asserted-by":"crossref","unstructured":"J.M. Soden, R.R. Fritzemeier, and C.F. Hawkins, \u201cZero Defect or Zero Stuck-at Faults--CMOS IC Process Improvement with IDDQ,\u201d Proc. Int'l Test Conference, Sept. 1990, pp. 255\u2013256.","DOI":"10.1109\/TEST.1990.114026"},{"key":"195545_CR6","doi-asserted-by":"crossref","unstructured":"J.M. Acken and S.D. Millman, \u201cFault Model Evolution for Diagnosis: Accuracy vs. Precision,\u201d Proc. IEEE Custom Integreted Circuits Conference, 1992, pp. 13.4.1\u201313.4.4.","DOI":"10.1109\/CICC.1992.591298"},{"key":"195545_CR7","doi-asserted-by":"crossref","unstructured":"R. Kapur, J. Park, and M.R. Mercer, \u201cAll Test for a Fault are not Equally Valuable for Defect Detection,\u201d Proc. Int'l Test Conference, Baltimore, MD, USA, 1992, pp. 762\u2013769.","DOI":"10.1109\/TEST.1992.527898"},{"issue":"4","key":"195545_CR8","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1007\/BF00135334","volume":"3","author":"P.M. Maxwell","year":"1992","unstructured":"P.M. Maxwell and R.C. Aitken, \u201cIDDQ Testing as a Component of a Test Suite: The Need for Several Fault Coverages,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 3, No. 4, pp. 305\u2013316, Nov. 1992.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"195545_CR9","doi-asserted-by":"crossref","unstructured":"P. Wiscombe, \u201cA Comparison of Stuck-at Fault Coverage and IDDQ Testing on Defect Levels,\u201d Proc. Int'l Test Conference, Oct. 1993, pp. 293\u2013299.","DOI":"10.1109\/TEST.1993.470684"},{"key":"195545_CR10","doi-asserted-by":"crossref","unstructured":"C.F. Hawkins, J.M. Soden, A.W. Righter, and J. Ferguson, \u201cDefect Classes--An Overdue Paradigm for CMOS IC Testing,\u201d Proc. Int'l Test Conference, USA, Oct. 1994, pp. 413\u2013425.","DOI":"10.1109\/TEST.1994.527983"},{"key":"195545_CR11","doi-asserted-by":"crossref","unstructured":"J. Park, M. Naivar, R. Kapur, M.R. Mercer, and T.W. Williams, \u201cLimitations in Predicting Defect Level Based on Stuck-at Fault Coverage,\u201d Proc. 12th IEEE VLSI Test Symposium, NJ, USA, April 1994, pp. 186\u2013191.","DOI":"10.1109\/VTEST.1994.292315"},{"key":"195545_CR12","doi-asserted-by":"crossref","unstructured":"L.C. Wang, T.W. Williams, and M.R. Mercer, \u201cUsing Target Faults to Detect Non Target Defects,\u201d Proc. Int'l Test Conference, USA, Oct. 1996, pp. 629\u2013638.","DOI":"10.1109\/TEST.1996.557120"},{"key":"195545_CR13","doi-asserted-by":"crossref","unstructured":"J.M. Acken, \u201cTesting for Bridging Faults (Shorts) in CMOS Circuits,\u201d Proc. 20th Design Automation Conference, Miami-Beach, FL, USA, June 1983, pp. 717\u2013778.","DOI":"10.1109\/DAC.1983.1585734"},{"key":"195545_CR14","unstructured":"H. Hao and E.J. McCluskey, \u201cResistive Shorts within CMOS Gates,\u201d Proc. Int'l Test Conference, Oct. 1991, pp. 292\u2013301."},{"key":"195545_CR15","doi-asserted-by":"crossref","unstructured":"M. Dalpasso, M. Favalli, P. Olivo, and B. Ricco, \u201cParametric Bridging Fault Characterization for the Fault Simulation of Library-Based ICs,\u201d Proc. Int'l Test Conference, Sept. 1992, pp. 486\u2013493.","DOI":"10.1109\/TEST.1992.527860"},{"key":"195545_CR16","doi-asserted-by":"crossref","unstructured":"R. Rodriguez-Montanes, E. Bruls, and J. Figueras, \u201cBridge Defects Resistance Measurements in a CMOS Process,\u201d Proc. Int'l Test Conference, Sept. 1992, pp. 892\u2013899.","DOI":"10.1109\/TEST.1992.527915"},{"key":"195545_CR17","doi-asserted-by":"crossref","unstructured":"M. Favalli, M. Dalpasso, P. Olivo, and B. Ricco, \u201cAnalysis of Dynamic Effects of Resistive Bridging Faults in CMOS and BiCMOS Digital ICs,\u201d Proc. Int'l Test Conference, Oct. 1993, pp. 865\u2013873.","DOI":"10.1109\/TEST.1993.470614"},{"key":"195545_CR18","doi-asserted-by":"crossref","unstructured":"P.C. Maxwell and R.C. Acken, \u201cBiased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate Logic Threshold,\u201d Proc. Int'l Test Conference, Oct. 1993, pp. 63\u201372.","DOI":"10.1109\/TEST.1993.470717"},{"key":"195545_CR19","doi-asserted-by":"crossref","unstructured":"H. Vierhaus, W. Meyer, and U. Glaser, \u201cCMOS Bridges and Resistive Transistor Faults: IDDQ Versus Delay Effects,\u201d Proc. Int'l Test Conference, Oct. 1993, pp. 83\u201391.","DOI":"10.1109\/TEST.1993.470715"},{"key":"195545_CR20","doi-asserted-by":"crossref","unstructured":"M. Renovell, P. Huc, and Y. Bertrand, \u201cCMOS Bridging Fault Modelling,\u201d Proc. 12th IEEE VLSI Test Symposium, NJ, USA, April 1994, pp. 392\u2013397.","DOI":"10.1109\/VTEST.1994.292283"},{"key":"195545_CR21","doi-asserted-by":"crossref","unstructured":"M. Renovell, P. Huc, and Y. Bertrand, \u201cThe Configuration Ratio: A Model for Simulating CMOS Intragate Bridge with Variable Logic Threshold,\u201d Proc. 1st European Dependable Computing Conference, Berlin, Germany, Oct. 1994, pp. 165\u2013177.","DOI":"10.1007\/3-540-58426-9_130"},{"key":"195545_CR22","doi-asserted-by":"crossref","unstructured":"M. Renovell, P. Huc, and Y. Bertrand, \u201cA Unified Model for Inter-Gate and Intra-Gate CMOS Bridging Fault: The Configuration Ratio,\u201d Proc. 3rd Asian Test Symposium, Nara, Japan, Nov. 1994, pp. 170\u2013174.","DOI":"10.1109\/ATS.1994.367235"},{"key":"195545_CR23","doi-asserted-by":"crossref","unstructured":"M. Renovell, P. Huc, and Y. Bertrand, \u201cThe Concept of Resistance Interval: A New Parametric Model for Realistic Resistive Bridging Fault,\u201d Proc. 13th VLSI Test Symposium, NJ, USA, May 1995, pp. 184\u2013189.","DOI":"10.1109\/VTEST.1995.512635"},{"key":"195545_CR24","unstructured":"Y. Liao and D.M.H. Walker, \u201cOptimal Voltage Testing for Physically-Based Faults,\u201d Proc. 14th VLSI Test Symposium, NJ, USA, May 1996, pp. 344\u2013353."},{"key":"195545_CR25","unstructured":"Y. Lino and D.M.H. Walker, \u201cFault Coverage Analysis for Physically-Based CMOS Bridging Fault at Different Power Supply Voltages,\u201d Proc. Int'l Test Conference, USA, Oct. 1996, pp. 767\u2013775."},{"key":"195545_CR26","doi-asserted-by":"crossref","unstructured":"M. Renovell and Y. Bertrand, \u201cTest Strategy Sensitivity to Defect Parameters,\u201d Proc. Int'l Test Conference,Washington, DC, USA, Nov. 1997, pp. 607\u2013616.","DOI":"10.1109\/TEST.1997.639669"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008336919671.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008336919671\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008336919671.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:11:05Z","timestamp":1749204665000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008336919671"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,2]]},"references-count":26,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,2]]}},"alternative-id":["195545"],"URL":"https:\/\/doi.org\/10.1023\/a:1008336919671","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,2]]}}}