{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404580,"version":"3.41.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,2]]},"DOI":"10.1023\/a:1008345221488","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"49-55","source":"Crossref","is-referenced-by-count":1,"title":["Quality Determination for Gate Delay Fault Tests Considering Three-State Elements"],"prefix":"10.1007","volume":"14","author":[{"given":"Frank","family":"P\u00f6hl","sequence":"first","affiliation":[]},{"given":"Walter","family":"Anheier","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"195549_CR1","doi-asserted-by":"crossref","unstructured":"J.P. Lesser and J.J. Shedletsky, \u201cAn Experimental Delay Test Generator for LSI Logic,\u201d IEEE Trans. on Computers, pp. 235\u2013248, March 1980.","DOI":"10.1109\/TC.1980.1675555"},{"key":"195549_CR2","unstructured":"G.L. Smith, \u201cModel for Delay Faults Based upon Paths,\u201d Int'l. Test Conf., 1985, pp. 334\u2013341."},{"key":"195549_CR3","doi-asserted-by":"crossref","unstructured":"M.H. Schulz and F. Brglez, \u201cAccelerated Transition Fault Simulation,\u201d 24th Design Autom. Conf., 1987, pp. 237\u2013243.","DOI":"10.1145\/37888.37923"},{"key":"195549_CR4","unstructured":"E.S. Park and M.R. Mercer, \u201cRobust and Nonrobust Tests for Path Delay Faults,\u201d Int'l. Test Conf., 1987, pp. 1027\u20131034."},{"key":"195549_CR5","unstructured":"S.M. Reddy, C.J. Lin, and S. Patil, \u201cAn Automatic Test Pattern Generator for Detection of Path Delay Faults,\u201d IEEE Int'l. Conf. on CAD, 1987, pp. 284\u2013287."},{"issue":"12","key":"195549_CR6","doi-asserted-by":"crossref","first-page":"1527","DOI":"10.1109\/12.214661","volume":"41","author":"F. Fink","year":"1992","unstructured":"F. Fink, K. Fuchs, and M.H. Schulz, \u201cRobust and Nonrobust Path Delay Fault Simulation by Parallel Processing of Patterns,\u201d IEEE Trans. on Computers, Vol. 41, No. 12, pp. 1527\u20131536, Dec. 1992.","journal-title":"IEEE Trans. on Computers"},{"key":"195549_CR7","doi-asserted-by":"crossref","unstructured":"M. Henftling, H.C. Wittmann, and K.J. Antreich, \u201cPath Hashing to Accelerate Delay Fault Simulation,\u201d Design Autom. Conf., 1994, pp. 522\u2013526.","DOI":"10.1145\/196244.196523"},{"key":"195549_CR8","first-page":"117","volume":"3","author":"K. Antreich","year":"1997","unstructured":"K. Antreich, A. Ganz, and P. Tafertshofer, \u201cStatistical Analysis of Delay Faults--Theory and Efficient Computation,\u201d AE\u00d1 Int. Journal of Electronics and Communication, No. 3, pp. 117\u2013130, May 1997.","journal-title":"AE\u00d1 Int. Journal of Electronics and Communication"},{"key":"195549_CR9","unstructured":"E.P. Hsieh, R.A. Rasmussen, L.J. Vidunas, and W.T. Davis, \u201cDelay Test Generation,\u201d Proc. 14th Design Autom. Conf., 1977, pp. 486\u2013491."},{"key":"195549_CR10","unstructured":"S. Koeppe, \u201cModelling and Simulation of Delay Faults in CMOS Logic Circuits,\u201d Int'l. Test Conf., 1986, pp. 530\u2013536."},{"key":"195549_CR11","doi-asserted-by":"crossref","unstructured":"J.A. Waicukauski, E. Lindbloom, B. Rosen, and V. Iyengar, \u201cTransition Fault Simulation,\u201d IEEE Design and Test, pp. 32\u201338, April 1987.","DOI":"10.1109\/MDT.1987.295104"},{"key":"195549_CR12","doi-asserted-by":"crossref","unstructured":"V.S. Iyengar, B.K. Rosen, and I. Spillinger, \u201cDelay Test Generation 1--Concepts and Coverage Metrics,\u201d Int'l. Test Conf., 1988, pp. 857\u2013866.","DOI":"10.1109\/TEST.1988.207873"},{"key":"195549_CR13","doi-asserted-by":"crossref","unstructured":"V.S. Iyengar, B.K. Rosen, and I. Spillinger, \u201cDelay Test Generation 2--Algebra and Algorithms,\u201d Int'l. Test Conf., 1988, pp. 867\u2013876.","DOI":"10.1109\/TEST.1988.207874"},{"key":"195549_CR14","doi-asserted-by":"crossref","unstructured":"E.S. Park, M.R. Mercer, and T.W. Williams, \u201cA Statistical Model for Delay-Fault Testing,\u201d Design & Test of Computers, pp. 45\u201355, Feb. 1989.","DOI":"10.1109\/54.20389"},{"key":"195549_CR15","unstructured":"F. Fink, K. Fuchs, and M.H. Schulz, \u201cAn Efficient Parallel Pattern Gate Delay Fault Simulator with Accelerated Detected Fault Size Determination Capabilities,\u201d Europ. Test Conf., 1991, pp. 171\u2013180."},{"key":"195549_CR16","unstructured":"W. Mao and M.D. Ciletti, \u201cRobustness Enhancement and Detection Threshold Reduction in ATPG for Gate Delay Faults,\u201d Int'l Test Conf., 1992, pp. 588\u2013597."},{"key":"195549_CR17","doi-asserted-by":"crossref","unstructured":"P. Franco and E.J. McCluskey, \u201cThree-Pattern Tests for Delay Faults,\u201d 12th IEEE VLSI Test Symp., 1994, pp. 452\u2013456.","DOI":"10.1109\/VTEST.1994.292274"},{"key":"195549_CR18","doi-asserted-by":"crossref","unstructured":"G. van Brakel, U. Gl\u00e4ser, H.G. Kerkhoff, and H.T. Vierhaus, \u201cGate Delay Test Generation for Non-Scan Circuits,\u201d European. Design & Test Conf., 1995, pp. 308\u2013312.","DOI":"10.1109\/EDTC.1995.470379"},{"key":"195549_CR19","volume-title":"Test Pattern Generation for Delay Faults","author":"G. van Brakel","year":"1996","unstructured":"G. van Brakel, \u201cTest Pattern Generation for Delay Faults,\u201d Ph.D. Thesis, University of Twente, Enschede, 1996."},{"key":"195549_CR20","unstructured":"F. Brglez and H. Fujiwara, \u201cA Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran,\u201d IEEE Int. Symp. on Circuits and Systems, 1985, pp. 663\u2013698."},{"key":"195549_CR21","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d IEEE Int. Symp. on Circuits and Systems, 1989, pp. 1929\u20131934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"195549_CR22","doi-asserted-by":"crossref","unstructured":"J.Th. van der Linden, M.H. Konijnenburg, and A.J. van de Goor, \u201cTest Generation and Three-state Elements, Busses, and Bidirectionals,\u201d 12th IEEE VLSI Test Symp., 1994, pp. 114\u2013121.","DOI":"10.1109\/VTEST.1994.292325"},{"key":"195549_CR23","doi-asserted-by":"crossref","unstructured":"P. Wohl, J. Waicukauski, and M. Graf, \u201cTesting Untestable Faults in Three-State Circuits,\u201d 14th VLSI Test Symposium, 1996, pp. 324\u2013331.","DOI":"10.1109\/VTEST.1996.510875"},{"key":"195549_CR24","doi-asserted-by":"crossref","unstructured":"T.J. Powell, \u201cConsistently Dominant Fault Model for Tristate Buffer Nets,\u201d 14th VLSI Test Symposium, 1996, pp. 400\u2013404.","DOI":"10.1109\/VTEST.1996.510885"},{"key":"195549_CR25","doi-asserted-by":"crossref","unstructured":"B.G. Oomman and S.B. Akers, \u201cFault Simulation for Delay Faults,\u201d Proc. Europ. Test Conf., 1989, pp. 328\u2013335.","DOI":"10.1109\/ETC.1989.36260"},{"issue":"2","key":"195549_CR26","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"9","author":"J.P. Roth","year":"1966","unstructured":"J.P. Roth, \u201cDiagnosis of Automata Failures: A Calculus and a Method,\u201d IBM J. of Research and Development, Vol. 9, No. 2, pp. 278\u2013291, 1966.","journal-title":"IBM J. of Research and Development"},{"key":"195549_CR27","doi-asserted-by":"crossref","unstructured":"H.K. Lee and D.S. Ha, \u201cHOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits,\u201d 29th ACM\/IEEE Design Autom. Conf., 1992, pp. 336\u2013340.","DOI":"10.1109\/DAC.1992.227782"},{"key":"195549_CR28","doi-asserted-by":"crossref","unstructured":"H.K. Lee and D.S. Ha, \u201cNew Methods of Improving Parallel Fault Simulation in Synchronous Sequential Circuits,\u201d Proc. Int. Conf. on CAD, 1993, pp. 10\u201317.","DOI":"10.1109\/ICCAD.1993.580024"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008345221488.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008345221488\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008345221488.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:10:53Z","timestamp":1749204653000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008345221488"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,2]]},"references-count":28,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,2]]}},"alternative-id":["195549"],"URL":"https:\/\/doi.org\/10.1023\/a:1008345221488","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,2]]}}}