{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405499,"version":"3.41.0"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,8,1]],"date-time":"1999-08-01T00:00:00Z","timestamp":933465600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,8,1]],"date-time":"1999-08-01T00:00:00Z","timestamp":933465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,8]]},"DOI":"10.1023\/a:1008351310657","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"41-52","source":"Crossref","is-referenced-by-count":5,"title":["Defect-Oriented Sampling of Non-Equally Probable Faults in VLSI Systems"],"prefix":"10.1007","volume":"15","author":[{"given":"F.M.","family":"Gon\u00e7alves","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.P.","family":"Teixeira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"240677_CR1","doi-asserted-by":"crossref","unstructured":"M.B. Santos, M. Sim\u00f5es, I. Teixeira, and J.P. Teixeira, \u201cTest Preparation for High Coverage of Physical Defects in CMOS Digital ICs,\u201d Proc. VLSI Test Symposium, 1995, pp. 330\u2013335.","DOI":"10.1109\/VTEST.1995.512657"},{"key":"240677_CR2","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","volume":"2","author":"J.P. Shen","year":"1985","unstructured":"J.P. Shen, W. Maly, and F.J. Ferguson, \u201cInductive Fault Analysis of NMOS and CMOS Circuits,\u201d IEEE Design & Test of Computers, Vol. 2, pp. 13\u201326, Dec. 1985.","journal-title":"IEEE Design & Test of Computers"},{"key":"240677_CR3","doi-asserted-by":"crossref","unstructured":"C.F. Hawkins, J.M. Soden, A.W. Righter, and F.J. Ferguson, \u201cDefect Classes\u2014An Overdue Paradigm for CMOS IC Testing,\u201d Proc. Int. Test Conf. (ITC), 1994, pp. 413\u2013425.","DOI":"10.1109\/TEST.1994.527983"},{"key":"240677_CR4","doi-asserted-by":"crossref","unstructured":"P.C. Maxwell and R.C. Aitken, \u201cTest Sets and Reject Rates: All Fault Coverages Are Not Created Equal,\u201d IEEE Design & Test of Computers, Vol. 10, pp. 42\u201350, March 1993.","DOI":"10.1109\/54.199804"},{"key":"240677_CR5","doi-asserted-by":"crossref","unstructured":"B. Chess, A. Freitas, F.J. Ferguson, and T. Larrabee, \u201cTesting CMOS Logic Gates for Realistic Shorts,\u201d Proc. Int. Test Conf. (ITC), 1994, pp. 395\u2013402.","DOI":"10.1109\/TEST.1994.527981"},{"key":"240677_CR6","doi-asserted-by":"crossref","unstructured":"Li-C. Wang, M.R. Mercer, and T.W. Williams, \u201cOn Efficiently and Reliably Achieving Low Defective Part Levels,\u201d Proc. Int. Test Conf. (ITC), 1995, pp. 616\u2013625.","DOI":"10.1109\/TEST.1995.529890"},{"key":"240677_CR7","doi-asserted-by":"crossref","unstructured":"O. Stern and H.-J. Wunderlich, \u201cSimulation Results of an Efficient Defect Analysis Procedure,\u201d Proc. Int. Test Conf. (ITC), 1994, pp. 729\u2013738.","DOI":"10.1109\/TEST.1994.528019"},{"key":"240677_CR8","doi-asserted-by":"crossref","unstructured":"M. Saraiva, A.P. Casimiro, M. Santos, J.J.T. Sousa, F.M. Gon\u00e7alves, I. Teixeira, and J.P. Teixeira, \u201cPhysical DFT for High Coverage of Realistic Faults,\u201d Proc. Int. Test Conf. (ITC), 1992, pp. 642\u2013651.","DOI":"10.1109\/TEST.1992.527885"},{"key":"240677_CR9","volume-title":"Carafe: An Inductive Fault Analysis Tool for CMOS VLSI Circuits","author":"A. Lun-Knep Jee","year":"1991","unstructured":"A. Lun-Knep Jee, \u201cCarafe: An Inductive Fault Analysis Tool for CMOS VLSI Circuits,\u201d Master' thesis, Univ. of California, Santa Cruz, June 1991."},{"key":"240677_CR10","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/43.541448","volume":"15","author":"J. Teixeira de Sousa","year":"1996","unstructured":"J. Teixeira de Sousa, F.M. Gon\u00e7alves, J.P. Teixeira, C. Marzocca, F. Corsi, and T.W. Williams, \u201cDefect Level Evaluation in an IC Design Environment,\u201d IEEE Trans. on Computer-Aided Design of Integrated Circuits, Vol. 15, pp. 1286\u20131293, Oct. 1996.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits"},{"key":"240677_CR11","doi-asserted-by":"crossref","unstructured":"F.M. Gon\u00e7alves, I.C. Teixeira, and J.P. Teixeira, \u201cRealistic Fault Extraction for High-Quality Design and Test of VLSI Systems,\u201d Proc. IEEE Workshop on Defect and Fault Tolerance in VLSI Systems, 1997, pp. 29\u201337.","DOI":"10.1109\/DFTVS.1997.628306"},{"key":"240677_CR12","doi-asserted-by":"crossref","unstructured":"F.M. Gon\u00e7alves, I.C. Teixeira, and J.P. Teixeira, \u201cIntegrated Approach for Circuit and Fault Extraction of VLSI Circuits,\u201d Proc. IEEE Workshop on Defect and Fault Tolerance in VLSI Systems, 1996, pp. 96\u2013104.","DOI":"10.1109\/DFTVS.1996.572002"},{"issue":"3","key":"240677_CR13","first-page":"189","volume":"V","author":"V.D. Agrawal","year":"1981","unstructured":"V.D. Agrawal, \u201cSampling Techniques for Determining Fault Coverage in LSI Circuits,\u201d Journal of Digital Systems, Vol. V(3), pp. 189\u2013202, 1981.","journal-title":"Journal of Digital Systems"},{"issue":"2","key":"240677_CR14","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1109\/41.19063","volume":"36","author":"M.G. McNamer","year":"1989","unstructured":"M.G. McNamer, S.C. Roy, and H.T. Nagle, \u201cStatistical Fault Sampling,\u201d IEEE Trans. on Industrial Electronics,Vol. 36, No. 2, pp. 141\u2013150, May 1989.","journal-title":"IEEE Trans. on Industrial Electronics"},{"key":"240677_CR15","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1007\/BF00133503","volume":"2","author":"W. Daehn","year":"1991","unstructured":"W. Daehn, \u201cFault Simulation Using Small Fault Samples,\u201d Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 2, pp. 191\u2013203, 1991.","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"240677_CR16","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/54.57911","volume":"7","author":"V.D. Agrawal","year":"1990","unstructured":"V.D. Agrawal and H. Kato, \u201cFault Sampling Revisited,\u201d IEEE Design & Test of Computers, Vol. 7, pp. 32\u201335, Aug. 1990.","journal-title":"IEEE Design & Test of Computers"},{"key":"240677_CR17","doi-asserted-by":"crossref","first-page":"987","DOI":"10.1109\/TC.1981.1675742","volume":"C-30","author":"T.W. Williams","year":"1981","unstructured":"T.W. Williams and N.C. Brown, \u201cDefect Level as a Function of Fault Coverage,\u201d IEEE Trans. on Computers, Vol. C-30, pp. 987\u2013988, Dec. 1981.","journal-title":"IEEE Trans. on Computers"},{"key":"240677_CR18","unstructured":"W.G. Cochran, Sampling Techniques, 3rd edition, JohnWiley & Sons, 1977."},{"key":"240677_CR19","unstructured":"A. Papoulis, Probability, Random Variables, and Stochastic Processes, 2nd edition, McGraw-Hill, 1984."},{"key":"240677_CR20","unstructured":"F. Brglez and H. Fujiwara, \u201cA Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortan,\u201d Proc. Int. Symp. on Circ. and Systems (ISCAS), 1985."},{"key":"240677_CR21","doi-asserted-by":"crossref","unstructured":"F. Gon\u00e7alves and J.P. Teixeira, \u201cSampling Techniques of Non-Equally Probable Faults in VLSI Systems,\u201d Proc. VLSI Test Symposium, 1998, pp. 283\u2013288.","DOI":"10.1109\/VTEST.1998.670881"},{"key":"240677_CR22","unstructured":"L. Kish, Survey Sampling, John Wiley & Sons, 1965."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008351310657.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008351310657\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008351310657.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:07:59Z","timestamp":1749204479000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008351310657"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,8]]},"references-count":22,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,8]]}},"alternative-id":["240677"],"URL":"https:\/\/doi.org\/10.1023\/a:1008351310657","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,8]]}}}