{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405675,"version":"3.41.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,2,1]],"date-time":"1999-02-01T00:00:00Z","timestamp":917827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,2]]},"DOI":"10.1023\/a:1008353423305","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"85-93","source":"Crossref","is-referenced-by-count":2,"title":["Deterministic BIST with Multiple Scan Chains"],"prefix":"10.1007","volume":"14","author":[{"given":"Gundolf","family":"Kiefer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"195553_CR1","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1147\/rd.273.0265","volume":"27","author":"E.B. Eichelberger","year":"1983","unstructured":"E.B. Eichelberger and E. Lindbloom, \u201cRandom Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test,\u201d IBM Journal of Research and Development, Vol. 27, No. 3, pp. 265\u2013272, May 1983.","journal-title":"IBM Journal of Research and Development"},{"key":"195553_CR2","doi-asserted-by":"crossref","unstructured":"B.I. Dervisoglu, \u201cScan-Path Architecture for Pseudorandom Testing,\u201d IEEE Des. & Test, pp. 32\u201348, Aug. 1989.","DOI":"10.1109\/54.32420"},{"key":"195553_CR3","unstructured":"P.P. Fasang, J.P. Shen, M.A. Schuette, and W.A. Gwaltney, \u201cAutomated Design for Testability of Semicustom Integrated Circuits,\u201d Proc. Int. Test Conf. (ITC), 1985, pp. 558\u2013564."},{"key":"195553_CR4","doi-asserted-by":"crossref","unstructured":"S. Narayanan, R. Gupta, and M.A. Breuer, \u201cOptimal Configuring of Multiple Scan Chains,\u201d IEEE Trans. on Comp., pp. 1121\u20131131, Sept. 1993.","DOI":"10.1109\/12.241600"},{"key":"195553_CR5","unstructured":"P.H. Bardell and W.H. McAnney, \u201cParallel Pseudo-Random Sequences for Built-In Test,\u201d Proc. Int. Test Conf. (ITC), 1984, pp. 302\u2013308."},{"issue":"7","key":"195553_CR6","doi-asserted-by":"crossref","first-page":"653","DOI":"10.1109\/TC.1986.1676810","volume":"C-35","author":"P.H. Bardell","year":"1986","unstructured":"P.H. Bardell and W.H. McAnney, \u201cPseudo-Random Arrays for Built-in Tests,\u201d IEEE Trans. Comp., Vol. C-35, No. 7, pp. 653\u2013658, 1986.","journal-title":"IEEE Trans. Comp."},{"key":"195553_CR7","volume-title":"Built-in Test for VLSI","author":"P. Bardell","year":"1987","unstructured":"P. Bardell, W.H. McAnney, and J. Savir, Built-in Test for VLSI, Wiley-Interscience, New York, 1987."},{"key":"195553_CR8","doi-asserted-by":"crossref","unstructured":"P.H. Bardell, \u201cCalculating the Effects of Linear Dependencies in m-Sequences Used as Test Stimuli,\u201d IEEE Trans. on CAD, pp. 83\u201386, Jan. 1992.","DOI":"10.1109\/43.108621"},{"issue":"1","key":"195553_CR9","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1007\/BF00134016","volume":"1","author":"P.H. Bardell","year":"1990","unstructured":"P.H. Bardell, \u201cDesign Considerations for Parallel Pseudo-Random Pattern Generators,\u201d Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 1, No. 1, pp. 73\u201387, 1990.","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"195553_CR10","unstructured":"J. Rajski and J. Tyszer, \u201cDesign of Phase Shifters for BIST Applications,\u201d VLSI Test Symp. (VTS), 1998."},{"key":"195553_CR11","doi-asserted-by":"crossref","unstructured":"F. Brglez et al., \u201cHardware-Based Weighted Random Pattern Generation for Boundary-Scan,\u201d Proc. Int. Test Conf. (ITC), 1989, pp. 264\u2013274.","DOI":"10.1109\/TEST.1989.82307"},{"issue":"7","key":"195553_CR12","doi-asserted-by":"crossref","first-page":"1056","DOI":"10.1109\/4.92026","volume":"26","author":"A. Str\u00f6le","year":"1991","unstructured":"A. Str\u00f6le and H.-J. Wunderlich, \u201cTESTCHIP: A Chip for Weighted Random Pattern Generation, Evaluation, and Test Control,\u201d IEEE Journal of Solid State Circuits, Vol. 26, No. 7, pp. 1056\u20131063, July 1991.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"195553_CR13","unstructured":"H.-J. Wunderlich, \u201cSelf Test Using Unequiprobable Random Patterns,\u201d Proc. 17th Int. Symp. Fault-Tolerant Comput., Pittsburgh 1987, pp. 258\u2013263."},{"key":"195553_CR14","unstructured":"S.B. Akers, \u201cOn the Use of Linear Sums in Exhaustive Testing,\u201d Proc. of the 15th Int. Symp. on Fault-Tolerant Computing (FTCS), 1985, pp. 148\u2013153."},{"key":"195553_CR15","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, H.-J. Wunderlich, and O.F. Haberl, \u201cGenerating Pseudo-Exhaustive Vectors for External Testing,\u201d Proc. IEEE Int. Test Conf. (ITC), 1990, pp. 670\u2013679.","DOI":"10.1109\/TEST.1990.114082"},{"key":"195553_CR16","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois, \u201cGeneration of Vector Patterns through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers,\u201d Proc. Int. Test Conf. (ITC), 1992, pp. 120\u2013129.","DOI":"10.1109\/TEST.1992.527812"},{"key":"195553_CR17","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, B. Reeb, S. Tarnick, and H.-J. Wunderlich, \u201cPattern Generation for a Deterministic BIST Scheme,\u201d Proc. Int. Conf. on Computer-Aided Design (ICCAD), 1995, pp. 88\u201394.","DOI":"10.1109\/ICCAD.1995.479997"},{"key":"195553_CR18","doi-asserted-by":"crossref","unstructured":"G. Kiefer and H.-J. Wunderlich, \u201cUsing BIST Control for Pattern Generation,\u201d Proc. IEEE Int. Test Conf. (ITC), 1997, pp. 347\u2013355.","DOI":"10.1109\/TEST.1997.639636"},{"key":"195553_CR19","unstructured":"B. Koenemann, \u201cLFSR-Coded Test Patterns for Scan Design,\u201d Proc. IEEE Int. Test Conf. (ITC), 1991, pp. 237\u2013242."},{"key":"195553_CR20","doi-asserted-by":"crossref","unstructured":"N.A. Touba and E.J. McCluskey, \u201cAltering a Pseudo-Random Bit Sequence for Scan-Based BIST,\u201d Proc. Int. Test Conf. (ITC), 1996, pp. 167\u2013175.","DOI":"10.1109\/TEST.1996.556959"},{"key":"195553_CR21","doi-asserted-by":"crossref","unstructured":"H.-J. Wunderlich and G. Kiefer, \u201cBit-Flipping BIST,\u201d Proc. Int. Conf. on Computer-Aided Design (ICCAD), 1996, pp. 337\u2013343.","DOI":"10.1109\/ICCAD.1996.569803"},{"key":"195553_CR22","doi-asserted-by":"crossref","unstructured":"N. Zacharia, J. Rajski, J. Tyszer, and J.A. Waicukauski, \u201cTwo-Dimensional Test Data Decompressor for Multiple Scan Designs,\u201d Proc. Int. Test Conf. (ITC), 1996, pp. 186\u2013194.","DOI":"10.1109\/TEST.1996.556961"},{"key":"195553_CR23","doi-asserted-by":"crossref","unstructured":"S. Pateras and J. Rajski, \u201cGeneration of Correlated Random Patterns for the Complete Testing of Synthesized Multi-Level Circuits,\u201d Proc. 28th ACM\/IEEE Design Autom. Conf. (DAC), 1991, pp. 347\u2013352.","DOI":"10.1145\/127601.127692"},{"key":"195553_CR24","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"R.K. Brayton","year":"1984","unstructured":"R.K. Brayton, G.D. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Boston, 1984."},{"key":"195553_CR25","unstructured":"F. Brglez and H. Fujiwara, \u201cA Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran,\u201d Proc. Int. Symp. on Circuits and Systems (ISCAS), 1985, pp. 663\u2013698."},{"key":"195553_CR26","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Komzminski, \u201cCombinational Pro-files of Sequential Benchmark Circuits,\u201d Proc. Int. Symp. on Circuits and Systems (ISCAS), 1989, pp. 1929\u20131934.","DOI":"10.1109\/ISCAS.1989.100747"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008353423305.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008353423305\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008353423305.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:07:29Z","timestamp":1749204449000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008353423305"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,2]]},"references-count":26,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,2]]}},"alternative-id":["195553"],"URL":"https:\/\/doi.org\/10.1023\/a:1008353423305","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,2]]}}}