{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:03:56Z","timestamp":1749269036556,"version":"3.41.0"},"reference-count":11,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2000,8,1]],"date-time":"2000-08-01T00:00:00Z","timestamp":965088000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,8,1]],"date-time":"2000-08-01T00:00:00Z","timestamp":965088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2000,8]]},"DOI":"10.1023\/a:1008361817867","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"319-327","source":"Crossref","is-referenced-by-count":0,"title":["Test Set Compaction Using Relaxed Subsequence Removal"],"prefix":"10.1007","volume":"16","author":[{"given":"Michael S.","family":"Hsiao","sequence":"first","affiliation":[]},{"given":"Srimat","family":"Chakradhar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"2","key":"265649_CR1","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/43.124404","volume":"11","author":"T.M. Niermann","year":"1992","unstructured":"T.M. Niermann, R.K. Roy, J.H. Patel, and J.A. Abraham, \u201cTest Compaction for Sequential Circuits,\u201d IEEE Trans. Computer-Aided Design, Vol. 11, No. 2, pp. 260-267, Feb. 1992.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"265649_CR2","unstructured":"B. So, \u201cTime-Efficient Automatic Test Pattern Generation System,\u201d Ph.D. Thesis, EE Dept., Univ. of Wisconsin at Madison, 1994."},{"key":"265649_CR3","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn Static Compaction of Test Sequences for Synchronous Sequential Circuits,\u201d Proc. Design Automation Conf., June 1996, pp. 215-220.","DOI":"10.1109\/DAC.1996.545575"},{"issue":"3","key":"265649_CR4","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/12.754997","volume":"48","author":"M.S. Hsiao","year":"1999","unstructured":"M.S. Hsiao, E.M. Rudnick, and J.H. Patel, \u201cFast Static Compaction Algorithms for Sequential Circuit Test Vectors,\u201d IEEE Transactions on Computers,Vol. 48, No. 3, pp. 311-322, March, 1999.","journal-title":"IEEE Transactions on Computers"},{"key":"265649_CR5","doi-asserted-by":"crossref","unstructured":"T.M. Niermann and J.H. Patel, \u201cHITEC: A Test Generation Package for Sequential Circuits,\u201d Proc. European Conf. Design Automation (EDAC), 1991, pp. 214-218.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"265649_CR6","unstructured":"T.M. Niermann and J.H. Patel, \u201cMethod for Automatically Generating Test Vectors for Digital Integrated Circuits,\u201d U.S. Patent No. 5,377,197, Dec. 1994."},{"key":"265649_CR7","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d Int. Symposium on Circuits and Systems, 1989, pp. 1929-1934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"265649_CR8","doi-asserted-by":"crossref","unstructured":"A. Raghunathan and S.T. Chakradhar, \u201cAcceleration Techniques for Dynamic Vector Compaction,\u201d Proc. Intl. Conf. Computer-Aided Design, 1995, pp. 310-317.","DOI":"10.1109\/ICCAD.1995.480134"},{"key":"265649_CR9","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, E.M. Rudnick, and J.H. Patel, \u201cAutomatic Test Generation Using Genetically-Engineered Distinguishing Sequences,\u201d Proc. VLSI Test Symp., 1996, pp. 216-223.","DOI":"10.1109\/VTEST.1996.510860"},{"key":"265649_CR10","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, E.M. Rudnick, and J.H. Patel, \u201cSequential Circuit Test Generation Using Dynamic State Traversal,\u201d Proc. European Design and Test Conf., 1997, pp. 22-28.","DOI":"10.1109\/EDTC.1997.582325"},{"key":"265649_CR11","doi-asserted-by":"crossref","unstructured":"E.M. Rudnick and J.H. Patel \u201cSimulation-Based Techniques For Dynamic Test Sequence Compaction,\u201d Proc. Intl. Conf. Computer-Aided Design, 1996, pp. 67-73.","DOI":"10.1109\/ICCAD.1996.568942"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008361817867.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008361817867\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008361817867.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:06:45Z","timestamp":1749204405000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008361817867"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,8]]},"references-count":11,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2000,8]]}},"alternative-id":["265649"],"URL":"https:\/\/doi.org\/10.1023\/a:1008361817867","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2000,8]]}}}