{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405315,"version":"3.41.0"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2000,12,1]],"date-time":"2000-12-01T00:00:00Z","timestamp":975628800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,12,1]],"date-time":"2000-12-01T00:00:00Z","timestamp":975628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2000,12]]},"DOI":"10.1023\/a:1008365019152","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"591-606","source":"Crossref","is-referenced-by-count":9,"title":["A Fault Tolerant Technique for FPGAs"],"prefix":"10.1007","volume":"16","author":[{"given":"John M.","family":"Emmert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh K.","family":"Bhatia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"277625_CR1","unstructured":"Xilinx Inc., http:\/\/www.xilinx.com."},{"key":"277625_CR2","unstructured":"Altera Inc., http:\/\/www.altera.com."},{"key":"277625_CR3","doi-asserted-by":"crossref","unstructured":"W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon, \u201cHSRA:High-Speed, Hierarchical Synchronous Reconfigurable Array,\u201d in ACM Seventh International Symposium on Field-Programmable Gate Arrays, Feb. 1999, pp. 125\u2013134.","DOI":"10.1145\/296399.296442"},{"key":"277625_CR4","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1109\/92.273147","volume":"2","author":"N.J. Howard","year":"1994","unstructured":"N.J. Howard, A.M. Tyrrell, and N.M. Allinson, \u201cThe Yield Enhancement of Field-Programmable Gate Arrays,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 2, pp. 115\u2013123, March 1994.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"277625_CR5","doi-asserted-by":"crossref","unstructured":"J.M. Emmert and D. K. Bhatia, \u201cIncremental Routing in FPGAs,\u201d in Eleventh Annual IEEE International ASIC Conference, Sept. 1998, pp. 217\u2013221.","DOI":"10.1109\/ASIC.1998.722907"},{"key":"277625_CR6","doi-asserted-by":"crossref","unstructured":"J.M. Emmert and D.K. Bhatia, \u201cPartial Reconfiguration of FPGA Mapped Designs with Applications to Fault Tolerance and Yield Enhancement,\u201d in Seventh International Workshop on Field Programmable Logic (FPL97), Aug.\/Sept. 1997, volume 1304, Springer-Verlag, pp. 141\u2013150.","DOI":"10.1007\/3-540-63465-7_219"},{"key":"277625_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","volume-title":"Field-Programmable Gate Arrays","author":"S.D. Brown","year":"1992","unstructured":"S.D. Brown, R.J. Francis, J. Rose, and Z.G. Vranesic, Field-Programmable Gate Arrays, Kluwer Academic Publishers, Norwell, MA, 1992."},{"key":"277625_CR8","doi-asserted-by":"crossref","unstructured":"M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton, and V. Verma, \u201cUsing Roving STARs for On-Line Test and Diagnosis of FPGAs in Fault-Tolerant Applications,\u201d in Proceedings of the 1999 International Test Conference, Oct. 1999, pp. 973\u2013982.","DOI":"10.1109\/TEST.1999.805830"},{"key":"277625_CR9","doi-asserted-by":"crossref","unstructured":"R. Karri and N. Mukherjee, \u201cVersatile BIST: An Integrated Approach to On-line\/Off-line BIST,\u201d in Proceedings of the 1998 International Test Conference, Oct. 1998, pp. 910\u2013917.","DOI":"10.1109\/TEST.1998.743283"},{"key":"277625_CR10","doi-asserted-by":"crossref","unstructured":"F. Lombardi, D. Ashen, X. Chen, and W.K. Huang, \u201cDiagnosing Programmable Interconnect Systems for FPGAs,\u201d in ACM Fourth International Symposium on Field-Programmable Gate Arrays, Feb. 1996, pp. 100\u2013106.","DOI":"10.1109\/FPGA.1996.242436"},{"key":"277625_CR11","doi-asserted-by":"crossref","unstructured":"C. Stroud, E. Lee, S. Konala, and M. Abramovici, \u201cUsing ILA Testing for BIST in FPGAs,\u201d in Proceedings of the 1996 International Test Conference, Oct. 1996, pp. 68\u201375.","DOI":"10.1109\/TEST.1996.556946"},{"key":"277625_CR12","doi-asserted-by":"crossref","unstructured":"C. Stroud, E. Lee, and M. Abramovici, \u201cBIST-Based Diagnostics of FPGA Logic Blocks,\u201d in Proceedings of the 1997 International Test Conference, Oct. 1997, pp. 539\u2013547.","DOI":"10.1109\/TEST.1997.639662"},{"key":"277625_CR13","doi-asserted-by":"crossref","unstructured":"J. Lach, W.H. Mangione-Smith, and M. Potkonjak, \u201cEfficiently Supporting Fault Tolerance in FPGAs,\u201d in ACM Sixth International Symposium on Field Programmable Gate Arrays, Feb. 1998, pp. 105\u2013115.","DOI":"10.1145\/275107.275125"},{"key":"277625_CR14","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/92.555985","volume":"5","author":"S. Dutt","year":"1997","unstructured":"S. Dutt and F. Hanchek, \u201cREMOD: A New Methodology for Designing Fault-Tolerant Arithmetic Circuits,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 5, pp. 34\u201356, March 1997.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"277625_CR15","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/12.656073","volume":"47","author":"F. Hanchek","year":"1998","unstructured":"F. Hanchek and S. Dutt, \u201cMethodologies for Tolerating Cell and Interconnect Faults in FPGAs,\u201d IEEE Transactions on Computers, Vol. 47, pp. 15\u201333, Jan. 1998.","journal-title":"IEEE Transactions on Computers"},{"key":"277625_CR16","doi-asserted-by":"crossref","unstructured":"G.H. Chapman and B. Dufort, \u201cLaser Correcting Defects to Create Transparent Routing for Large Area FPGAs,\u201d in ACM Fifth International Symposium on Field-Programmable Gate Arrays, Feb. 1997, pp. 17\u201323.","DOI":"10.1145\/258305.258308"},{"key":"277625_CR17","unstructured":"J.L. Kelly and P.A. Ivey, \u201cA Novel Approach to Defect Tolerant Design forSRAM Based FPGAs,\u201d in ACM Second International Workshop on Field-Programmable Gate Arrays, Feb. 1994."},{"key":"277625_CR18","unstructured":"S. Durand and C. Piguet, \u201cFPGA with Selfrepair Capabilities,\u201d in ACM Second International Workshop on Field-Programmable Gate Arrays, Feb. 1994."},{"key":"277625_CR19","doi-asserted-by":"crossref","unstructured":"F. Hatori, T. Sakurai, K. Sawada, M. Takahashi, M. Ichida, M. Uchida, I. Yoshii, Y. Kawahara, T. Hibi, Y. Saeki, H. Muraga, A. Tanaka, and K. Kanzaki, \u201cIntroducing Redundancy in Field Programmable Gate Arrays,\u201d in Proceedings of the IEEE International Conference on Custom Integrated Circuits, 1993, pp. 7.1.1\u20137.1.4.","DOI":"10.1109\/CICC.1993.590575"},{"key":"277625_CR20","doi-asserted-by":"crossref","unstructured":"A. Mathur, K.C. Chen, and C.L. Liu, \u201cRe-engineering of Timing Constrained Placements for Regular Architectures,\u201d in IEEE\/ACM International Conference on Computer Aided Design, Nov. 1995, pp. 485\u2013490.","DOI":"10.1109\/ICCAD.1995.480161"},{"key":"277625_CR21","unstructured":"C. Carruthers, B. Fawcett, C. Patterson, and B. Wilkie, \u201cThe XC6200: A Microprocessor-Oriented FPGA,\u201d in Proceedings of the 4th CanadianWorkshop on Field-Programmable Devices, May 1996, pp. 91\u201396."},{"key":"277625_CR22","doi-asserted-by":"crossref","unstructured":"F.T. Leighton and P.W. Shor, \u201cTight Bounds for Minimax Grid Matching with Applications to Average Case Analysis of Algorithms,\u201d in Proceedings of the Symposium on Theory of Computing, May 1986, pp. 91\u2013103.","DOI":"10.1145\/12130.12140"},{"key":"277625_CR23","volume-title":"Combinatorial Optimization","author":"C. Papadimitriou","year":"1998","unstructured":"C. Papadimitriou and K. Steiglitz, Combinatorial Optimization, Prentice Hall Publishers, Englewood Cliffs, NJ, 1998."},{"key":"277625_CR24","volume-title":"Graph Algorithms","author":"S. Even","year":"1979","unstructured":"S. Even, Graph Algorithms, Computer Science Press, NewYork, 1979."},{"key":"277625_CR25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/1996\/79127","volume":"4","author":"D. Bhatia","year":"1996","unstructured":"D. Bhatia and A. Chowdhary, \u201cA Multi-Terminal Net Router for Field-Programmable Gate Arrays,\u201d VLSI Design, Vol. 4, pp. 1\u201310, 1996.","journal-title":"VLSI Design"},{"key":"277625_CR26","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/43.127623","volume":"11","author":"S.D. Brown","year":"1992","unstructured":"S.D. Brown, J. Rose, and Z.G. Vranesic, \u201cA Detailed Router for Field-Programmable Gate Arrays,\u201d IEEE Transactions on Computer Aided Design, Vol. 11, pp. 620\u2013628, May 1992.","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"277625_CR27","volume-title":"The Programmable Logic Data Book","author":"Xilinx Inc.","year":"1995","unstructured":"Xilinx Inc., The Programmable Logic Data Book, Xilinx, 2100 Logic Drive, San Jose, CA 95124\u20133400, 1995."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008365019152.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008365019152\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008365019152.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:16:12Z","timestamp":1749204972000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008365019152"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,12]]},"references-count":27,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2000,12]]}},"alternative-id":["277625"],"URL":"https:\/\/doi.org\/10.1023\/a:1008365019152","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2000,12]]}}}