{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:04:00Z","timestamp":1749269040219,"version":"3.41.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,6,1]],"date-time":"1999-06-01T00:00:00Z","timestamp":928195200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,6]]},"DOI":"10.1023\/a:1008366304699","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"259-272","source":"Crossref","is-referenced-by-count":1,"title":["Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits"],"prefix":"10.1007","volume":"14","author":[{"given":"Huy","family":"Nguyen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rabindra","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhijit","family":"Chatterjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"235074_CR1","unstructured":"P.H. Bardell and W.H. McAnney, \u201cParallel Pseudorandom Sequences for Built-In Test,\u201d Proc. Int. Test Conf., November 1982, pp. 200\u2013204."},{"key":"235074_CR2","unstructured":"B. Konemann, J. Mucha, and G. Zwiehoff, \u201cBuilt-In Logic Block Observation Technique,\u201d Proc. Int. Test Conf., October 1979, pp. 37\u201341."},{"key":"235074_CR3","doi-asserted-by":"crossref","unstructured":"A. Krasniewski and S. Pilarski, \u201cCircular Self-Test Path: A Low-Cost BIST Technique for VLSI Circuits,\u201d IEEE Trans. on Computer-Aided Design, Vol 8, No 1, pp 46\u201355, January 89.","DOI":"10.1109\/43.21818"},{"key":"235074_CR4","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/BF00993320","volume":"12","author":"C. Lin","year":"1995","unstructured":"C. Lin, Y. Zorian, and S. Bhawmik, \u201cIntegration of Partial Scan and Built-In Self Test,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 12, pp. 125\u2013137, 1995.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"235074_CR5","doi-asserted-by":"crossref","first-page":"1100","DOI":"10.1109\/12.312119","volume":"43","author":"I. Pomeranz","year":"1994","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation,\u201d IEEE Trans. Comput., Vol. 43, pp. 1100\u20131105, September 1994.","journal-title":"IEEE Trans. Comput."},{"key":"235074_CR6","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/BF00993314","volume":"7","author":"P. Parikh","year":"1995","unstructured":"P. Parikh and M. Abramovici, \u201cTestability-Based Partial Scan Analysis,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 7, pp. 61\u201370, 1995.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"235074_CR7","doi-asserted-by":"crossref","unstructured":"B. Mathew and D. Saab, \u201cAugmented Partial Reset,\u201d Proc. ICCAD, 1993, pp. 716\u2013719.","DOI":"10.1109\/ICCAD.1993.580167"},{"key":"235074_CR8","doi-asserted-by":"crossref","unstructured":"M. Soufi, Y. Savaria, and B. Kaminska, \u201cOn Using Partial Reset for Pseudo-Random Testing,\u201d Proc. ISCAS, Vol. 2, April 1995, pp. 949\u2013952.","DOI":"10.1109\/ISCAS.1995.519922"},{"key":"235074_CR9","unstructured":"H.T. Nguyen, R. Roy, and A. Chatterjee, \u201cImpact of Partial Reset on Fault-Independent Testing and BIST,\u201d Proc. IEEE Int. Conf. on VLSI Design, January 1997, pp. 537\u2013539."},{"key":"235074_CR10","doi-asserted-by":"crossref","unstructured":"K. Cheng and V. Agrawal, \u201cA Partial Scan Method for Sequential Circuits with Feedback,\u201d IEEE Trans. on Comput., Vol. 39, pp. 544\u2013548, April 1990.","DOI":"10.1109\/12.54847"},{"key":"235074_CR11","doi-asserted-by":"crossref","unstructured":"D. Saab, Y. Saab, and J. Abraham, \u201cCRIS: A Test Cultivation Program for Sequential VLSI Circuits,\u201d Proc. of ICCAD, 1992, pp. 216\u2013219.","DOI":"10.1109\/ICCAD.1992.279372"},{"key":"235074_CR12","doi-asserted-by":"crossref","unstructured":"S. Dey, M. Potkonjak, and R.K. Roy, \u201cExploiting hardwaresharing in high level synthesis for partial scan,\u201d Proc. Intl. Conf. Computer Aided Design (ICCAD-93), 1993, pp. 20\u201325.","DOI":"10.1109\/ICCAD.1993.580025"},{"key":"235074_CR13","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d Proc. Int. Sym. on Circuits and Systems, 1989, pp. 1929\u20131934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"235074_CR14","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1109\/EDAC.1991.206393","volume":"272","author":"T.M. Niermann","year":"1991","unstructured":"T.M. Niermann and J.H. Patel, \u201cHITEC: ATest Generation Package for Sequential Circuits,\u201d Proc. European Design Automation Conf. (EDAC), 1991, pp. 214\u2013218.272 Nguyen, Roy and Chatterjee","journal-title":"Proc. European Design Automation Conf. (EDAC)"},{"key":"235074_CR15","doi-asserted-by":"crossref","unstructured":"A.P. Stroele, \u201cSignature Analysis for Sequential Circuits with Reset,\u201d Proc. EDAC-ETC-EUROASIC, 1994, pp. 113\u2013118.","DOI":"10.1109\/EDTC.1994.326889"},{"issue":"10","key":"235074_CR16","doi-asserted-by":"crossref","first-page":"1251","DOI":"10.1109\/12.467701","volume":"44","author":"M. Soufi","year":"1995","unstructured":"M. Soufi, Y. Savaria, F. Darlay, and B. Kaminska, \u201cProducing Reliable Initialization and Test of Sequential Circuits with Pseudorandom Vectors,\u201d IEEE Trans on Comput., Vol 44, No. 10, pp. 1251\u20131255, Oct 1995.","journal-title":"IEEE Trans on Comput."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008366304699.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008366304699\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008366304699.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:14:07Z","timestamp":1749204847000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008366304699"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,6]]},"references-count":16,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1999,6]]}},"alternative-id":["235074"],"URL":"https:\/\/doi.org\/10.1023\/a:1008366304699","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,6]]}}}