{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405122,"version":"3.41.0"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2000,10,1]],"date-time":"2000-10-01T00:00:00Z","timestamp":970358400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,10,1]],"date-time":"2000-10-01T00:00:00Z","timestamp":970358400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2000,10]]},"DOI":"10.1023\/a:1008368615938","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"477-485","source":"Crossref","is-referenced-by-count":4,"title":["Reduction of Number of Paths to be Tested in Delay Testing"],"prefix":"10.1007","volume":"16","author":[{"given":"Huawei","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongcheng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinghua","family":"Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"270874_CR1","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1109\/TC.1980.1675555","volume":"c-29","author":"J.D. Lesser","year":"1980","unstructured":"J.D. Lesser and J.J. Shedletsky, \u201cAn Experimental Delay Test Generator for LSI Logic,\u201d IEEE Trans. on Computers, Vol. c-29, No. 3, pp. 235-248, March 1980.","journal-title":"IEEE Trans. on Computers"},{"key":"270874_CR2","volume-title":"RC 6828","author":"J.J. Shedletsky","year":"1977","unstructured":"J.J. Shedletsky, \u201cDelay Testing LSI Logic,\u201d RC 6828, IBM T.J. Watson Res. Cent, York town Heights, NY, Oct. 4, 1977."},{"key":"270874_CR3","unstructured":"J.L. Carter, V.S. Iyengar, and B.K. Rosen, \u201cEfficient Test Coverage Determination for Delay Faults,\u201d Proc. 1987 Intl. Test. Conf., Sept. 1987, pp. 418-427."},{"key":"270874_CR4","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cAn Efficient Non-Enumerative Method to Path Delay Fault Coverage,\u201d Proc. Intl. Conf. on Computer-Aided Design, 1992, pp. 560-567.","DOI":"10.1109\/ICCAD.1992.279312"},{"key":"270874_CR5","doi-asserted-by":"crossref","unstructured":"W.-N. Li, S.M. Reddy, and S.K. Sahni, \u201cOn Path Selection in Combinational Logic Circuits,\u201d IEEE Trans. on Computer-Aided Design, pp. 56-63, Jan. 1989.","DOI":"10.1109\/43.21819"},{"key":"270874_CR6","doi-asserted-by":"crossref","unstructured":"W.K.C. Lam, A. Saldanha, R.K. Brayton, and A.L. Sangiovanni-Vincentelli, \u201cDelay Fault Coverage and Performance Tradeoffs,\u201d Proc. 30th Design Autom. Conf., 1993, pp. 446-451.","DOI":"10.1145\/157485.164970"},{"issue":"3","key":"270874_CR7","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1007\/BF02916600","volume":"40","author":"Y. Min","year":"1997","unstructured":"Y. Min, Z. Li, and Z. Zhao, \u201cBoolean Process,\u201d Science in China, Series E, Vol. 40, No. 3, pp. 250-257, June 1997.","journal-title":"Science in China, Series E"},{"issue":"1","key":"270874_CR8","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/12.481486","volume":"45","author":"I. Pomeranz","year":"1996","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn the Number of Tests to Detect All Path Delay Faults in Combinational Logic Circuits,\u201d IEEE Trans. on Computers, Vol. 45, No. 1, pp. 50-62, Jan. 1996.","journal-title":"IEEE Trans. on Computers"},{"key":"270874_CR9","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1023\/A:1008266305694","volume":"5","author":"W.B. Jone","year":"1997","unstructured":"W.B. Jone and Y.P. Ho, \u201cDelay Fault Coverage Enhancement Using Variable Observation Times,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 5, pp. 131-146, 1997.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"270874_CR10","doi-asserted-by":"crossref","unstructured":"H.C. Wittmann and M. Henftling, \u201cEfficient Path Identification for Delay Testing-Time and Space Optimization,\u201d Proc. European Design & Test Conf., Feb. 1994, pp. 513-517.","DOI":"10.1109\/EDTC.1994.326827"},{"key":"270874_CR11","unstructured":"G.L. Smith, \u201cModel for Delay Faults Based Upon Paths,\u201d Proc. Intl. Test Conf., Nov. 1985, pp. 342-349."},{"key":"270874_CR12","doi-asserted-by":"crossref","unstructured":"C.J. Lin and S.M. Reddy, \u201cOn Delay Fault Testing in Logic Circuits,\u201d IEEE Trans. on Computer-Aided Design, pp. 694-703, Sept. 1987.","DOI":"10.1109\/TCAD.1987.1270315"},{"key":"270874_CR13","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/12.144621","volume":"41","author":"E.S. Park","year":"1992","unstructured":"E.S. Park, M.R. Mercer, and T.W. Williams, \u201cThe Total Delay Fault Model and Statistical Delay Fault Coverage,\u201d IEEE Trans. on Computers, Vol. 41, pp. 688-698, June 1992.","journal-title":"IEEE Trans. on Computers"},{"key":"270874_CR14","unstructured":"W. Long, Z. Li, S. Yang, and Y. Min, \u201cMemory Efficient ATPG for Path Delay Faults,\u201d Proc. ATS'97, Japan, 1997, pp. 326-331."},{"key":"270874_CR15","unstructured":"Y. Min, Z. Zhao, and Z. Li, \u201cAn Analytical Delay Model Based on Boolean Process,\u201d Proc. 9th International Conf. on VLSI Design, Bangalore, India, Jan. 1996, pp. 162-165."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008368615938.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008368615938\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008368615938.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:08:49Z","timestamp":1749204529000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008368615938"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,10]]},"references-count":15,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2000,10]]}},"alternative-id":["270874"],"URL":"https:\/\/doi.org\/10.1023\/a:1008368615938","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2000,10]]}}}