{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:04:00Z","timestamp":1749269040096,"version":"3.41.0"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1998,12,1]],"date-time":"1998-12-01T00:00:00Z","timestamp":912470400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,12,1]],"date-time":"1998-12-01T00:00:00Z","timestamp":912470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1998,12]]},"DOI":"10.1023\/a:1008381718989","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"239-257","source":"Crossref","is-referenced-by-count":1,"title":["Testability Enhancement for Control-Flow Intensive Behaviors"],"prefix":"10.1007","volume":"13","author":[{"given":"Kelly A.","family":"Ockunzzi","sequence":"first","affiliation":[]},{"given":"Christos A.","family":"Papachristou","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"188475_CR1","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1023\/A:1008291616071","volume":"11","author":"J.E. Carletta","year":"1997","unstructured":"J.E. Carletta and C.A. Papachristou, \u201cBehavioral Testability Insertion for Datapath\/Controller Circuits,\u201d J. Electronic Testing: Theory and Appl., Vol. 11, No. 1, pp. 9\u201328, Aug. 1997.","journal-title":"J. Electronic Testing: Theory and Appl."},{"key":"188475_CR2","unstructured":"X. Gu, K. Kuchcinski, and Z. Peng, \u201cAn Efficient and Economic Partitioning Approach for Testability,\u201d Intern. Test Conf., Oct. 1995, pp. 403\u2013412."},{"key":"188475_CR3","doi-asserted-by":"crossref","unstructured":"F. Corno, P. Prinetto, and M. Sonza Reorda, \u201cTestability Analysis and ATPG on Behavioral RT-Level VHDL,\u201d Intern. Test Conf., Nov. 1997, pp. 753\u2013759.","DOI":"10.1109\/TEST.1997.639688"},{"key":"188475_CR4","doi-asserted-by":"crossref","unstructured":"I. Parulkar, S. Gupta, and M.A. Breuer, \u201cData Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead,\u201d Design Auto. Conf., June 1995, pp. 395\u2013401.","DOI":"10.1145\/217474.217561"},{"key":"188475_CR5","doi-asserted-by":"crossref","unstructured":"T.-C. Lee, N.K. Jha, and W.H. Wolf, \u201cA Conditional Resource Sharing Method for Behavioral Synthesis of Highly Testable Data Paths,\u201d Intern. Test Conf., Oct. 1993, pp. 744\u2013753.","DOI":"10.1109\/TEST.1993.470628"},{"key":"188475_CR6","doi-asserted-by":"crossref","unstructured":"S. Dey and M. Potkonjak, \u201cTransforming Behavioral Specifications to Facilitate Synthesis of Testable Designs,\u201d Intern. Test Conf., Oct. 1994, pp. 184\u2013193.","DOI":"10.1109\/TEST.1994.527949"},{"key":"188475_CR7","doi-asserted-by":"crossref","unstructured":"S. Bhatia and N.K. Jha, \u201cBehavioral Synthesis for Hierarchical Testability of Controller\/Data Path Circuits with Conditional Branches,\u201d Intern. Conf. Comp. Design, Oct. 1994, pp. 91\u201396.","DOI":"10.1109\/ICCD.1994.331862"},{"issue":"6","key":"188475_CR8","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/43.285251","volume":"13","author":"C.-H. Chen","year":"1994","unstructured":"C.-H. Chen, T. Karnik, and D.G. Saab, \u201cStructural and Behavioral Synthesis for Testability Techniques,\u201d IEEE Trans. on CAD, Vol. 13, No. 6, pp. 777\u2013785, June 1994.","journal-title":"IEEE Trans. on CAD"},{"key":"188475_CR9","doi-asserted-by":"crossref","unstructured":"V. Chickermane, J. Lee, and J.H. Patel, \u201cDesign for Testability Using Architectural Descriptions,\u201d Intern. Test Conf., Sept. 1992, pp. 752\u2013761.","DOI":"10.1109\/TEST.1992.527897"},{"key":"188475_CR10","doi-asserted-by":"crossref","unstructured":"M.L. Flottes, R. Pires, and B. Rouzeyre, \u201cAnalyzing Testability from Behavioral to RT Level,\u201d Euro. Design and Test Conf., March 1997, pp. 158\u2013165.","DOI":"10.1109\/EDTC.1997.582352"},{"issue":"12","key":"188475_CR11","doi-asserted-by":"crossref","first-page":"1960","DOI":"10.1109\/43.251159","volume":"12","author":"C.-H. Chen","year":"1993","unstructured":"C.-H. Chen and D.G. Saab, \u201cA Novel Behavioral Testability Measure,\u201d IEEE Trans. on CAD, Vol. 12, No. 12, pp. 1960\u2013 1970, Dec. 1993.","journal-title":"IEEE Trans. on CAD"},{"key":"188475_CR12","doi-asserted-by":"crossref","unstructured":"F.F. Hsu, E.M. Rudnick, and J.H. Patel, \u201cEnhancing High-Level Control-Flow for Improved Testability,\u201d Intern. Conf. Comp.-Aided Design, Nov. 1996, pp. 322\u2013328.","DOI":"10.1109\/ICCAD.1996.569720"},{"issue":"8","key":"188475_CR13","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1109\/43.3223","volume":"7","author":"K. Kim","year":"1988","unstructured":"K. Kim, D.S. Ha, and J.G. Tront, \u201cOn Using Signature Registers as Pseudorandom Pattern Generators in Built-In Self-Testing,\u201d IEEE Trans. on CAD, Vol. 7, No. 8, pp. 919\u2013928, Aug. 1988.","journal-title":"IEEE Trans. on CAD"},{"issue":"3","key":"188475_CR14","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/BF00938684","volume":"1","author":"M. Rudolph","year":"1990","unstructured":"M. Rudolph, \u201cFeedback-Testing by Using Multiple Input Signature Registers,\u201d J. Electronic Testing: Theory and Appl., Vol. 1, No. 3, pp. 213\u2013219, Aug. 1990.","journal-title":"J. Electronic Testing: Theory and Appl."},{"issue":"8","key":"188475_CR15","doi-asserted-by":"crossref","first-page":"939","DOI":"10.1109\/12.536236","volume":"45","author":"S. Gupta","year":"1996","unstructured":"S. Gupta, J. Rajski, and J. Tyszer, \u201cArithmetic Additive Generators of Pseudo-Exhaustive Test Patterns,\u201d IEEE Trans. on Comp., Vol. 45, No. 8, pp. 939\u2013949, Aug. 1996.","journal-title":"IEEE Trans. on Comp."},{"issue":"8","key":"188475_CR16","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1109\/TC.1981.1675843","volume":"c-30","author":"V.D. Agrawal","year":"1981","unstructured":"V.D. Agrawal, \u201cAn Information Theoretic Approach to Digital Fault Testing,\u201d IEEE Trans. on Comp., Vol. c-30, No. 8, pp. 582\u2013 587, Aug. 1981.","journal-title":"IEEE Trans. on Comp."},{"key":"188475_CR17","doi-asserted-by":"crossref","unstructured":"K. Thearling and J. Abraham, \u201cAn Easily Computed Functional Level Testability Measure,\u201d Intern. Test Conf., Oct. 1989, pp. 381\u2013390.","DOI":"10.1109\/TEST.1989.82322"},{"key":"188475_CR18","doi-asserted-by":"crossref","unstructured":"S. Chiu and C.A. Papachristou, \u201cA Design for Testability Scheme with Applications to Data Path Synthesis,\u201d Design Auto. Conf., June 1991, pp. 271\u2013277.","DOI":"10.1145\/127601.127679"},{"key":"188475_CR19","doi-asserted-by":"crossref","unstructured":"J.E. Carletta and C.A. Papachristou, \u201cTestability Analysis and Insertion for RTL Circuits Based on Pseudorandom BIST,\u201d Intern. Conf. Comp. Design, Oct. 1995, pp. 162\u2013167.","DOI":"10.1109\/ICCD.1995.528805"},{"issue":"20","key":"188475_CR20","doi-asserted-by":"crossref","first-page":"1074","DOI":"10.1049\/el:19860736","volume":"22","author":"W.H. Debany","year":"1986","unstructured":"W.H. Debany, P.K. Varshney, and C.R.P. Hartmann, \u201cRandom Test Length with and Without Replacement,\u201d Electronics Letters, Vol. 22, No. 20, pp. 1074\u20131075, Sept. 1986.","journal-title":"Electronics Letters"},{"issue":"3","key":"188475_CR21","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1109\/43.67792","volume":"10","author":"S. Sastry","year":"1991","unstructured":"S. Sastry and A. Majumdar, \u201cTest Efficiency Analysis of Random Self-Test of Sequential Circuits,\u201d IEEE Trans. on CAD, Vol. 10, No. 3, pp. 390\u2013398, March 1991.","journal-title":"IEEE Trans. on CAD"},{"issue":"10","key":"188475_CR22","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/43.170992","volume":"11","author":"S. Pilarski","year":"1992","unstructured":"S. Pilarski, A. Krasniewski, and T. Kameda, \u201cEstimating Testing Effectiveness of the Circular Self-Test Path Technique,\u201d IEEE Trans. on CAD, Vol. 11, No. 10, pp. 1301\u20131316, Oct. 1992.","journal-title":"IEEE Trans. on CAD"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008381718989.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008381718989\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008381718989.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:13:06Z","timestamp":1749204786000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008381718989"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,12]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1998,12]]}},"alternative-id":["188475"],"URL":"https:\/\/doi.org\/10.1023\/a:1008381718989","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1998,12]]}}}