{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:04:02Z","timestamp":1749269042881,"version":"3.41.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,8,1]],"date-time":"1999-08-01T00:00:00Z","timestamp":933465600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,8,1]],"date-time":"1999-08-01T00:00:00Z","timestamp":933465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,8]]},"DOI":"10.1023\/a:1008384201996","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"97-114","source":"Crossref","is-referenced-by-count":34,"title":["Deterministic Built-in Pattern Generation for Sequential Circuits"],"prefix":"10.1007","volume":"15","author":[{"given":"Vikram","family":"Iyengar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian T.","family":"Murray","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"240694_CR1","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/2.544235","volume":"29","author":"B.T. Murray","year":"1996","unstructured":"B.T. Murray and J.P. Hayes, \u201cTesting ICs: Getting to the Core of the Problem,\u201d IEEE Computer, Vol. 29, pp. 32\u201338, Nov. 1996.","journal-title":"IEEE Computer"},{"key":"240694_CR2","unstructured":"D.J. Holden, \u201cFocus Report: Design for Test Tools,\u201d Integrated Systems Design, pp. 36\u201352, Sep. 1997."},{"key":"240694_CR3","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/BF00993133","volume":"6","author":"F. Muradali","year":"1995","unstructured":"F. Muradali, T. Nishida, and T. Shimizu, \u201cA Structure and Technique for Pseudorandom-Based Testing of Sequential Circuits,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 6, pp. 107\u2013115, Feb. 1995.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"240694_CR4","doi-asserted-by":"crossref","unstructured":"F. Muradali and J. Rajski, \u201cA Self-Driven Test Structure for Pseudorandom Testing of Non-Scan Sequential Circuits,\u201d Proc. IEEE VLSI Test Symposium, 1996, pp. 17\u201325.","DOI":"10.1109\/VTEST.1996.510830"},{"key":"240694_CR5","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/12.656097","volume":"47","author":"L. Nachman","year":"1998","unstructured":"L. Nachman, K.K. Saluja, S. Upadhyaya, and R. Reuse, \u201cA Novel Approach to Random Pattern Testing of Sequential Circuits,\u201d IEEE Transactions on Computers, Vol. 47, pp. 129\u2013134, Jan. 1998.","journal-title":"IEEE Transactions on Computers"},{"key":"240694_CR6","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cBuilt-In Test Generation for Synchronous Sequential Circuits,\u201d Proc. Int. Conf. on Computer Aided Design, 1997, pp. 421\u2013426.","DOI":"10.1109\/ICCAD.1997.643570"},{"key":"240694_CR7","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/2.25381","volume":"22","author":"W.T. Cheng","year":"1989","unstructured":"W.T. Cheng and T. Chakraborty, \u201cGentest\u2014An Automatic Test-Generation System for Sequential Circuits,\u201d IEEE Computer, Vol. 22, pp. 43\u201349, April 1989.","journal-title":"IEEE Computer"},{"key":"240694_CR8","doi-asserted-by":"crossref","unstructured":"M.C. Hansen and J.P. Hayes, \u201cHigh-Level Test Generation Using Symbolic Scheduling,\u201d Proc. Int. Test Conf., 1995, pp. 586\u2013595.","DOI":"10.1109\/TEST.1995.529887"},{"key":"240694_CR9","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, E.M. Rudnick, and J.H. Patel, \u201cAlternating Strategies for Sequential Circuit ATPG,\u201d Proc. European Design and Test Conf., 1996, pp. 368\u2013374.","DOI":"10.1109\/EDTC.1996.494327"},{"key":"240694_CR10","doi-asserted-by":"crossref","unstructured":"T.M. Niermann and J.H. Patel, \u201cHITEC:A Test Generation Package for Sequential Circuits,\u201d Proc. European Design Automation Conf., 1991, pp. 214\u2013218.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"240694_CR11","doi-asserted-by":"crossref","first-page":"1278","DOI":"10.1109\/43.541447","volume":"15","author":"D.G. Saab","year":"1996","unstructured":"D.G. Saab, Y.G. Saab, and J.A. Abraham, \u201cAutomatic Test Vector Cultivation for Sequential VLSI Circuits Using Genetic Algorithms,\u201d IEEE Trans. on Computer Aided Design, Vol. 15, pp. 1278\u20131285, Oct. 1996.","journal-title":"IEEE Trans. on Computer Aided Design"},{"key":"240694_CR12","doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, B.T. Murray, J. Liu, and M. Zhu, \u201cTest Width Compression for Built-in Self Testing,\u201d Proc. Int. Test Conf., 1997, pp. 328\u2013337.","DOI":"10.1109\/TEST.1997.639634"},{"key":"240694_CR13","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d Proc. Int. Symp. on Circuits and Systems, 1989, pp. 1929\u20131934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"240694_CR14","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1411-0","volume-title":"Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis","author":"M.S.B. Romdhane","year":"1996","unstructured":"M.S.B. Romdhane, V.K. Madisetti, and J.W. Hines, Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis, Kluwer Academic Publishers, Boston, MA, 1996."},{"key":"240694_CR15","volume-title":"Computer Architecture and Organization","author":"J.P. Hayes","year":"1998","unstructured":"J.P. Hayes, Computer Architecture and Organization, 3rd ed., McGraw-Hill, New York, NY, 1998.","edition":"3rd ed."},{"key":"240694_CR16","volume-title":"Data Compression Techniques and Applications: Hardware and Software Considerations","author":"G. Held","year":"1991","unstructured":"G. Held, Data Compression Techniques and Applications: Hardware and Software Considerations, JohnWiley, Chichester, West Sussex, 1991."},{"issue":"6","key":"240694_CR17","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1016\/0020-0190(78)90023-6","volume":"7","author":"M. Jakobssen","year":"1978","unstructured":"M. Jakobssen, \u201cHuffman Coding in Bit-Vector Compression,\u201d Information Processing Letters, Vol. 7, No. 6, pp. 304\u2013307, Oct. 1978.","journal-title":"Information Processing Letters"},{"key":"240694_CR18","volume-title":"Elements of Information Theory","author":"T.M. Cover","year":"1991","unstructured":"T.M. Cover and J.A. Thomas, Elements of Information Theory, John Wiley, New York, NY, 1991."},{"key":"240694_CR19","volume-title":"Introduction to Information Theory","author":"M. Mansuripur","year":"1987","unstructured":"M. Mansuripur, Introduction to Information Theory, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1987."},{"issue":"6","key":"240694_CR20","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1016\/S0020-0190(97)00176-2","volume":"64","author":"V. Iyengar","year":"1998","unstructured":"V. Iyengar and K. Chakrabarty, \u201cAn Efficient Finite-State Machine Implementation of Huffman Decoders,\u201d Information Processing Letters, Vol. 64, No. 6, pp. 271\u2013275, Jan. 1998.","journal-title":"Information Processing Letters"},{"key":"240694_CR21","volume-title":"Mathematics for the Analysis of Algorithms","author":"D.H. Greene","year":"1981","unstructured":"D.H. Greene and D.E. Knuth, Mathematics for the Analysis of Algorithms, Birkhauser, Boston, MA, 1981."},{"key":"240694_CR22","doi-asserted-by":"crossref","first-page":"1044","DOI":"10.1109\/43.728923","volume":"17","author":"K. Chakrabarty","year":"1998","unstructured":"K. Chakrabarty and B.T. Murray, \u201cDesign of Built-in Test Generator Circuits Using Width Compression,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, pp. 1044\u20131051, Oct. 1998.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"240694_CR23","doi-asserted-by":"crossref","unstructured":"T. Yamaguchi, M. Tilgner, M. Ishida, and D.S. Ha, \u201cAn Efficient Method for Compressing Test Data to Reduce the Test Data Download Time,\u201d Proc. Int. Test Conf., 1997, pp. 79\u201388.","DOI":"10.1109\/TEST.1997.639597"},{"key":"240694_CR24","doi-asserted-by":"crossref","unstructured":"M. Ishida, D.S. Ha, and T. Yamaguchi, \u201cCOMPACT: A Hybrid Method for Compressing Test Data,\u201d Proc. IEEE VLSI Test Symposium, 1998, pp. 62\u201369.","DOI":"10.1109\/VTEST.1998.670850"},{"key":"240694_CR25","doi-asserted-by":"crossref","unstructured":"A. Jas, J. Ghosh-Dastidar, and N.A. Touba, \u201cScan Vector Compression\/Decompression Using Statistical Coding,\u201d Proc. IEEE VLSI Test Symposium, 1999, pp. 114\u2013120.","DOI":"10.1109\/VTEST.1999.766654"},{"key":"240694_CR26","unstructured":"IGATE Genetic Framework for Test & Diagnosis, The University of Illinois at Urbana-Champaign. WWW site http:\/\/www.crhc.uiuc.edu\/IGATE\/"},{"key":"240694_CR27","unstructured":"W.T. Cheng and J.H. Patel, \u201cPROOFS: A Super Fast Fault Simulator for Sequential Circuits,\u201d Proc. IEEE European Conf. on Design Automation, March 1990, pp. 475\u2013479."},{"key":"240694_CR28","unstructured":"Epoch Finesse User and Reference Manual, Cascade Design Automation, Bellevue, WA, 1993."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008384201996.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008384201996\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008384201996.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:20:13Z","timestamp":1749205213000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008384201996"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,8]]},"references-count":28,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,8]]}},"alternative-id":["240694"],"URL":"https:\/\/doi.org\/10.1023\/a:1008384201996","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,8]]}}}