{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:03:56Z","timestamp":1749269036572,"version":"3.41.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1999,8,1]],"date-time":"1999-08-01T00:00:00Z","timestamp":933465600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,8,1]],"date-time":"1999-08-01T00:00:00Z","timestamp":933465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[1999,8]]},"DOI":"10.1023\/a:1008388318835","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T14:41:38Z","timestamp":1040568098000},"page":"115-127","source":"Crossref","is-referenced-by-count":0,"title":["Self-Timed Boundary-Scan Cells for Multi-Chip Module Test"],"prefix":"10.1007","volume":"15","author":[{"given":"T.A.","family":"Garc\u00eda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.J.","family":"Acosta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Mora","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Ramos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.L.","family":"Huertas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"240695_CR1","doi-asserted-by":"crossref","unstructured":"T.H.-Y. Meng, Synchronization Design for Digital Systems, Kluwer Academic Publishers, 1991.","DOI":"10.1007\/978-1-4615-3990-2"},{"issue":"1","key":"240695_CR2","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/5.362752","volume":"83","author":"S. Hauck","year":"1995","unstructured":"S. Hauck, \u201cAsynchronous Design Metodologies: An Overview,\u201d Proceedings of the IEEE, Vol. 83, No. 1, pp. 69\u201393, Jan. 1995.","journal-title":"Proceedings of the IEEE"},{"issue":"2","key":"240695_CR3","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/5.740017","volume":"87","author":"M.B. Josephs","year":"1999","unstructured":"M.B. Josephs, S.M. Nowick, and C.H. van Berkel, \u201cModeling and Design of Asynchronous Circuits,\u201d Proceedings of the IEEE, Vol. 87, No. 2, pp. 234\u2013242, Feb. 1999.","journal-title":"Proceedings of the IEEE"},{"issue":"4","key":"240695_CR4","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/12.588033","volume":"46","author":"J.V. Woods","year":"1997","unstructured":"J.V. Woods, P. Day, S.B. Furber, J.D. Garside, N.C. Parver, and S. Temple, \u201cAMULET1: An Asynchronous ARM Microprocessor,\u201d IEEE Transactions on Computers, Vol. 46, No. 4, pp. 385\u2013398, April 1997.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"240695_CR5","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/54.282442","volume":"11","author":"K. van Berkel","year":"1994","unstructured":"K. van Berkel, R. Burgess, J. Kessels, M. Roncken, F. Schalij, and A. Peeters, \u201cAsynchronous Circuits for Low Power: A DCC Error Corrector,\u201d IEEE Design and Test of Computers, Vol. 11, No. 2, pp. 22\u201332, Summer 1994.","journal-title":"IEEE Design and Test of Computers"},{"issue":"2","key":"240695_CR6","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/5.740019","volume":"87","author":"J. Kessels","year":"1999","unstructured":"J. Kessels and P. Marston, \u201cDesigning Asynchronous Standby Circuits for a Low-Power Pager,\u201d Proceedings of the IEEE, Vol. 87, No. 2, pp. 257\u2013267, Feb. 1999.","journal-title":"Proceedings of the IEEE"},{"issue":"2","key":"240695_CR7","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/5.740020","volume":"87","author":"L.S. Nielsen","year":"1999","unstructured":"L.S. Nielsen and J. Spars\u00f8, \u201cDesigning Asynchronous Circuits for Low-Power: An IFIR Filter Bank for a Digital Hearing Aid,\u201d Proceedings of the IEEE, Vol. 87, No. 2, pp. 268\u2013281, Feb. 1999.","journal-title":"Proceedings of the IEEE"},{"issue":"2","key":"240695_CR8","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/5.740018","volume":"87","author":"S.B. Furber","year":"1999","unstructured":"S.B. Furber, J.D. Garside, P. Riocreux, S. Temple, P. Day, J. Liu, and N.C. Paver, \u201cAMULET2e: An asynchronous embedded controller,\u201d Proceedings of the IEEE, Vol. 87, No. 2, pp. 243\u2013256, Feb. 1999.","journal-title":"Proceedings of the IEEE"},{"issue":"1","key":"240695_CR9","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1007\/BF00134942","volume":"2","author":"C.M. Maunder","year":"1991","unstructured":"C.M. Maunder and R.E. Tullos, \u201cAn Introduction to the Boundary Scan Standard: ANSI\/IEEE Std 1149.1,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 2, No. 1, pp. 27\u201341, March 1991.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"2","key":"240695_CR10","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/54.282446","volume":"11","author":"W. Maly","year":"1994","unstructured":"W. Maly, D.B.I. Feltham, A.E. Gattiker, M.D. Hobaugh, K. Backus, and M.E. Thomas, \u201cSmart-Substrate Multichip-Module Systems,\u201d IEEE Design and Test of Computers, Vol. 11, No. 2, pp. 64\u201373, Summer 1994.","journal-title":"IEEE Design and Test of Computers"},{"issue":"3","key":"240695_CR11","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1016\/0167-9260(95)00012-5","volume":"19","author":"H. Hulgaard","year":"1995","unstructured":"H. Hulgaard, S.M. Burns, and G. Borriello, \u201cTesting Asynchronous Circuits: A Survey,\u201d Integration, the VLSI Journal, Vol. 19, No. 3, pp. 111\u2013131, Nov. 1995.","journal-title":"Integration, the VLSI Journal"},{"key":"240695_CR12","unstructured":"J.H. Lau, Flip-Chip Technologies, McGraw Hill, 1996."},{"key":"240695_CR13","doi-asserted-by":"crossref","unstructured":"A. Flint, \u201cTesting Multi-Chip Modules,\u201d IEEE Spectrum, March 1994.","DOI":"10.1109\/6.265412"},{"key":"240695_CR14","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3132-6","volume-title":"Boundary-Scan Test: A Practical Approach","author":"H. Bleeker","year":"1993","unstructured":"H. Bleeker, P. van den Eijndenp, and F. de Jong, Boundary-Scan Test: A Practical Approach, Kluwer Academic Publishers, Boston, MA, 1993."},{"key":"240695_CR15","unstructured":"ANSI\/IEEE Std 1149.1\u2014Standard Test Access Port and Boundary-Scan Architecture, IEEE, New York, 1990."},{"issue":"1","key":"240695_CR16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/BF01788562","volume":"3","author":"T. Verhoeff","year":"1988","unstructured":"T. Verhoeff, \u201cDelay-Insensitive Codes\u2014An overview,\u201d Distributed Computing, Vol. 3, No. 1, pp. 1\u20138, 1988.","journal-title":"Distributed Computing"},{"issue":"1","key":"240695_CR17","first-page":"39","volume":"10","author":"A. Gattiker","year":"1997","unstructured":"A. Gattiker and W. Maly, \u201cSmart Substrate MCMs,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 10, No. 1\/2, pp. 39\u201353, Feb.\/April 1997.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"1","key":"240695_CR18","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/BF00134947","volume":"2","author":"B.I. Dervisoglu","year":"1991","unstructured":"B.I. Dervisoglu, \u201cFeatures of a Scan and Clock Resource Chip for Providing Access to Board-Level Test Functions,\u201d Journal of Electronic Testing: Theory and Applications, Vol. 2, No. 1, pp. 107\u2013115, March 1991.","journal-title":"Journal of Electronic Testing: Theory and Applications"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008388318835.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008388318835\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008388318835.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:06:54Z","timestamp":1749204414000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008388318835"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,8]]},"references-count":18,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1999,8]]}},"alternative-id":["240695"],"URL":"https:\/\/doi.org\/10.1023\/a:1008388318835","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1999,8]]}}}