{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T00:00:32Z","timestamp":1752537632847,"version":"3.41.2"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Design Automation for Embedded Systems"],"published-print":{"date-parts":[[1999,1]]},"DOI":"10.1023\/a:1008810300304","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T11:51:56Z","timestamp":1040557916000},"page":"41-59","source":"Crossref","is-referenced-by-count":1,"title":["Paged Absolute Addressing Mode Optimizations for Embedded Digital Signal Processors Using Post-pass Data-flow Analysis"],"prefix":"10.1007","volume":"4","author":[{"given":"Ashok","family":"Sudarsanam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Tjiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stan","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"200948_CR1","unstructured":"A. Aho, R. Sethi, and J. Ullman. Compilers Principles, Techniques and Tools. Addison-Wesley, 1986."},{"key":"200948_CR2","doi-asserted-by":"crossref","unstructured":"P. Lapsley, J. Bier, A. Shoham, and E. Lee. DSP Processor Fundamentals \u2014 Architectures and Features. IEEE Press, 1997.","DOI":"10.1109\/9780470544433"},{"key":"200948_CR3","unstructured":"Texas Instruments. TMS320C2x User's Guide. January 1993. Revision C."},{"key":"200948_CR4","unstructured":"A. Sudarsanam. Code Optimization Libraries for Retargetable Compilation for Embedded Digital Signal Processors. PhD thesis, Princeton University, November 1998."},{"key":"200948_CR5","doi-asserted-by":"crossref","unstructured":"G. Araujo and S. Malik. Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures. In Proceedings of 8th\nInternational Symposium on System Synthesis, pp. 36-41, 1995.","DOI":"10.1145\/224486.224493"},{"key":"200948_CR6","doi-asserted-by":"crossref","unstructured":"S. Liao, S. Devadas, K. Keutzer, and S. Tjiang. Instruction Selection Using Binate Covering for Code Size Optimization. In Proceedings of the International Conference on Computer-Aided Design, pp. 393-399, 1995.","DOI":"10.1109\/ICCAD.1995.480146"},{"key":"200948_CR7","doi-asserted-by":"crossref","unstructured":"S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Storage Assignment to Decrease Code Size. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 186-195, June 1995.","DOI":"10.1145\/207110.207139"},{"key":"200948_CR8","doi-asserted-by":"crossref","unstructured":"R. Leupers and P. Marwedel. Time-constrained Code Compaction for DSPs. In Proceedings of the 8th\nInternational Symposium on System Synthesis, pp. 54-59, 1995.","DOI":"10.1145\/224486.224498"},{"key":"200948_CR9","doi-asserted-by":"crossref","unstructured":"R. Leupers and P. Marwedel. Instruction Selection for Embedded DSPs with Complex Instructions. In Proceedings of the European Design Automation Conference, pp. 200-205, 1996.","DOI":"10.1109\/EURDAC.1996.558205"},{"key":"200948_CR10","doi-asserted-by":"crossref","unstructured":"R. Leupers and P. Marwedel. Algorithms for Address Assignment in DSP Code Generation. In Proceedings of the International Conference on Computer-Aided Design, pp. 109-112, 1996.","DOI":"10.1109\/ICCAD.1996.569409"},{"key":"200948_CR11","doi-asserted-by":"crossref","unstructured":"B. Wess. On the Optimal Code Generation for Signal Flow Graph Computation. In Proceedings of the International Symposium on Circuits and Systems, pp. 444-447, 1990.","DOI":"10.1109\/ISCAS.1990.112076"},{"key":"200948_CR12","doi-asserted-by":"crossref","unstructured":"B. Wess. Automatic Code Generation for Integrated Digital Signal Processors. In Proceedings of the International Symposium on Circuits and Systems, pp. 33-36, 1991.","DOI":"10.1109\/ISCAS.1991.176266"},{"key":"200948_CR13","doi-asserted-by":"crossref","unstructured":"B. Wess. Automatic Instruction Code Generation Based on Trellis Diagrams. In Proceedings of the International Symposium on Circuits and Systems, pp. 645-648, 1992.","DOI":"10.1109\/ISCAS.1992.230169"},{"key":"200948_CR14","doi-asserted-by":"crossref","unstructured":"B. Wess, W. Kreuzer, and M. Gotschlich. Automatic Generation of Optimized DSP Assembly Code. In Proceedings of the International Conference on Industrial Electronics, Control, and Instrumentation, pp. 979-984, 1995.","DOI":"10.1109\/IECON.1995.483862"},{"key":"200948_CR15","doi-asserted-by":"crossref","unstructured":"B. Wess and M. Gotschlich. Optimal DSP Memory Layout Generation as a Quadratic Assignment Problem. In Proceedings of the International Symposium on Circuits and Systems, pp. 1712-1715, 1997.","DOI":"10.1109\/ISCAS.1997.621465"},{"key":"200948_CR16","series-title":"tech. rep.","volume-title":"Generating Compact Code from Dataflow Specifications of Multirate DSP Algorithms","author":"S. Bhattacharyya","year":"1993","unstructured":"S. Bhattacharyya, J. Buck, S. Ha, and E. Lee. Generating Compact Code from Dataflow Specifications of Multirate DSP Algorithms,\u201d tech. rep., UCB\/ERL-93-36, Electronics Research Laboratory, University of California, Berkeley, CA 94720, 1993."},{"key":"200948_CR17","doi-asserted-by":"crossref","unstructured":"E. Lee, W. Ho, E. Goei, J. Bier, and S. Bhattacharyya. Gabriel: A Design Environment for DSP,\u201d Ieee\nTransactions on Acoustics, Speech, and Signal Processing, pp. 1751-1762, November 1989.","DOI":"10.1109\/29.46557"},{"key":"200948_CR18","first-page":"553","volume":"5","author":"D. Powell","year":"1992","unstructured":"D. Powell, E. Lee, and W. Newman. Direct Synthesis of Optimized DSP Assembly Code from Signal Flow Block Diagrams,\u201d Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, 5: 553-556, 1992.","journal-title":"Proceedings of the International Conference on Acoustics, Speech, and Signal Processing"},{"key":"200948_CR19","doi-asserted-by":"crossref","unstructured":"M. Saghir, P. Chow, and C. Lee. Exploiting Dual Data-Memory Banks in Digital Signal Processors. In Proceedings of the ACM SIGARCH Conference on Architectural Support for Programming Languages and Operating Systems, pp. 234-243, 1996.","DOI":"10.1145\/237090.237193"},{"key":"200948_CR20","unstructured":"W. Lin. An Optimizing Compiler for the TMS320C25 DSP Processor,\u201d Master's thesis, University of Toronto, 1995."},{"key":"200948_CR21","doi-asserted-by":"crossref","unstructured":"C. Gebotys. DSP Address Optimization Using a Minimum Cost Circulation Technique. In Proceedings of the International Conference on Computer-Aided Design, pp. 100-103, November 1997.","DOI":"10.1109\/ICCAD.1997.643380"},{"key":"200948_CR22","unstructured":"Texas Instruments. TMS320C5x User's Guide. January 1993."},{"key":"200948_CR23","doi-asserted-by":"crossref","unstructured":"G. Araujo, A. Sudarsanam, and S. Malik. Instruction Set Design and Optimization for Address Computation in DSP Architectures. In Proceedings of 9th\nInternational Symposium on System Synthesis, pp. 102-107, 1996.","DOI":"10.1109\/ISSS.1996.565889"},{"key":"200948_CR24","unstructured":"M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-completeness. W. H. Freeman and Company, 1979."},{"issue":"3","key":"200948_CR25","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1145\/177492.177575","volume":"16","author":"P. Briggs","year":"1994","unstructured":"P. Briggs, K. Cooper, and L. Torczon. Improvements to Graph Coloring Register Allocation,\u201d Acm\nTransactions on Programming Languages and Systems, 16(3): 428-455, May 1994.","journal-title":"Acm Transactions on Programming Languages and Systems"},{"key":"200948_CR26","doi-asserted-by":"crossref","unstructured":"S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Code Optimization Techniques for Embedded DSP Microprocessors. In Proceedings of the 32nd\nDesign Automation Conference, pp. 599-604, June 1995.","DOI":"10.1109\/DAC.1995.250017"},{"key":"200948_CR27","doi-asserted-by":"crossref","unstructured":"S. Liao, S. Devadas, K. Keutzer, S. Tjiang, A. Wang, G. Araujo, A. Sudarsanam, S. Malik, V. \u017divojnovi\u0107, and H. Meyr. Code Generation and Optimization Techniques for Embedded Digital Signal Processors. In Hardware\/Software Co-Design (G. D. Micheli and M. Sami, eds.), pp. 165-186, Kluwer Academic Publishers, 1996. Proceedings of the NATO Advanced Study Institute on Hardware\/Software Co-Design.","DOI":"10.1007\/978-94-009-0187-2_7"},{"key":"200948_CR28","doi-asserted-by":"crossref","unstructured":"R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tjiang, S.-W. Liao, C.-W. Tseng, M. Hall, M. Lam, and J. Hennessy. SUIF: A Parallelizing and Optimizing Research Compiler,\u201d tech. rep., CSL-TR-94-620, Stanford University, May 1994.","DOI":"10.1145\/193209.193217"},{"key":"200948_CR29","unstructured":"V. \u017divojnovi\u0107, J. M. Velarde, and C. Schl\u00e4ger. DSPstone: A DSP-oriented Benchmarking Methodology,\u201d tech. rep., Aachen University of Technology, August 1994."},{"key":"200948_CR30","doi-asserted-by":"crossref","unstructured":"A. Sudarsanam, S. Malik, S. Tjiang, and S. Liao. Optimization of Embedded DSP Programs Using Post-pass Data-flow Analysis. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pp. 695-698, 1997.","DOI":"10.1109\/ICASSP.1997.599863"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008810300304.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008810300304\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008810300304.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:08:29Z","timestamp":1752458909000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008810300304"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,1]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1999,1]]}},"alternative-id":["200948"],"URL":"https:\/\/doi.org\/10.1023\/a:1008810300304","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[1999,1]]}}}