{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T00:00:57Z","timestamp":1752537657654,"version":"3.41.2"},"reference-count":11,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[1997,5,1]],"date-time":"1997-05-01T00:00:00Z","timestamp":862444800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,5,1]],"date-time":"1997-05-01T00:00:00Z","timestamp":862444800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Design Automation for Embedded Systems"],"published-print":{"date-parts":[[1997,5]]},"DOI":"10.1023\/a:1008839720051","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T11:51:56Z","timestamp":1040557916000},"page":"319-338","source":"Crossref","is-referenced-by-count":0,"title":["Domain\u2013Specific High\u2013Level Modeling and Synthesis for ATM Switch Prototyping"],"prefix":"10.1007","volume":"2","author":[{"given":"Mike Tien-Chien","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Chin","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"134562_CR1","unstructured":"M. D. Prycker. Asynchronous Transfer Mode: Solution for Broadband ISDN. Ellis Horwood Limited, 1993."},{"key":"134562_CR2","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/5.52214","volume":"78","author":"M. C. McFarland","year":"1990","unstructured":"M. C. McFarland, A. C. Parker, and R. Camposano. \u201cThe high-level synthesis of digital systems\u201d. In Proc. IEEE, volume 78, pages 301\u2013318, Feb. 1990.","journal-title":"Proc. IEEE"},{"volume-title":"High-Level VLSI Synthesis","year":"1991","key":"134562_CR3","unstructured":"R. Camposano and W. H. Wolf, editors. High-Level VLSI Synthesis. Kluwer Academic Publishers, Boston, 1991."},{"key":"134562_CR4","doi-asserted-by":"crossref","unstructured":"D. Gajski, N. Dutt, A. Wu, and S. Lin. High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"134562_CR5","doi-asserted-by":"crossref","unstructured":"R. A. Bergamaschi and A. Kuehlmann. \u201cA system for production use of high-level synthesis\u201d. In IEEE Trans. VLSI Systems, pages 233\u2013243, Sept. 1993.","DOI":"10.1109\/92.238437"},{"key":"134562_CR6","doi-asserted-by":"crossref","unstructured":"J. Biesenack, M. Koster, T. Langmaier, S. Ledeux, S. Marz, M. Payer, M. Pilsl, S. Rumler, H. Soukup, A. Stoll, N. Wehn, and P. Duzy. \u201cThe Siemens high-level synthesis system CALLAS\u201d. In IEEE Trans. VLSI Systems, pages 244\u2013253, Sept. 1993.","DOI":"10.1109\/92.238438"},{"key":"134562_CR7","doi-asserted-by":"crossref","unstructured":"D. Knapp, T. Ly, D. MacMillen, and R. Miller. \u201cBehavioral synthesis methodology for HDL-based specification and validation\u201d. In Proc. Design Automation Conf., pages 286\u2013291, San Francisco, June 1995.","DOI":"10.1145\/217474.217543"},{"key":"134562_CR8","doi-asserted-by":"crossref","unstructured":"T. Ly, D. Knapp, R. Miller, and D. MacMillen. \u201cScheduling using behavioral templates\u201d. In Proc. Design Automation Conf., pages 101\u2013106, San Francisco, June 1995.","DOI":"10.1109\/DAC.1995.250072"},{"key":"134562_CR9","doi-asserted-by":"crossref","unstructured":"F. Vahid and D. Gajski. \u201cClustering for improved system-level functional partitioning\u201d. In Proc. Int. Symp. System Synthesis, pages 28\u201333, Cannes, France, Sept. 1995.","DOI":"10.1109\/ISSS.1995.520609"},{"key":"134562_CR10","doi-asserted-by":"crossref","unstructured":"F.-S. Tsai and Y.-C. Hsu. \u201cSTAR: a system for hardware allocation in data path synthesis\u201d. In IEEE Trans. CAD, pages 1053\u20131064, Sep. 1992.","DOI":"10.1109\/43.159991"},{"key":"134562_CR11","doi-asserted-by":"crossref","unstructured":"C. Ramachandran, F. J. Kurdahi, D. D. Gajski, A. C-H. Wu, and V. Chaiyakul. \u201cAccurate layout area and delay modeling for system level design\u201d. In Proc. Int. Conf. Computer-Aided Design, pages 355\u2013361, Santa Clara, Nov. 1992.","DOI":"10.1109\/ICCAD.1992.279347"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008839720051.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008839720051\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008839720051.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:18:25Z","timestamp":1752459505000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008839720051"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,5]]},"references-count":11,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[1997,5]]}},"alternative-id":["134562"],"URL":"https:\/\/doi.org\/10.1023\/a:1008839720051","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[1997,5]]}}}