{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T00:01:07Z","timestamp":1752537667857,"version":"3.41.2"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1999,1,1]],"date-time":"1999-01-01T00:00:00Z","timestamp":915148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Design Automation for Embedded Systems"],"published-print":{"date-parts":[[1999,1]]},"DOI":"10.1023\/a:1008869915325","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T11:51:56Z","timestamp":1040557916000},"page":"5-22","source":"Crossref","is-referenced-by-count":2,"title":["Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures"],"prefix":"10.1007","volume":"4","author":[{"given":"Ashok","family":"Sudarsanam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stan","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"200945_CR1","unstructured":"M. Gold and A. Bindra. DSP World Rocked to Core, Electronic Engineering Times, pp. 11-18, March 1996."},{"key":"200945_CR2","unstructured":"A. Aho, R. Sethi, and J. Ullman. Compilers Principles, Techniques and Tools. Addison-Wesley, 1986."},{"key":"200945_CR3","doi-asserted-by":"crossref","unstructured":"D. H. Bartley. Optimizing Stack Frame Accesses for Processors with Restricted Addressing Modes. Software\u2014Practice and Experience. 22(2), Feb. 1992.","DOI":"10.1002\/spe.4380220202"},{"key":"200945_CR4","doi-asserted-by":"crossref","unstructured":"S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Storage Assignment to Decrease Code Size. In ACM Transactions on Programming Languages and Systems, 18, May 1996.","DOI":"10.1145\/229542.229543"},{"key":"200945_CR5","doi-asserted-by":"crossref","unstructured":"G. Araujo and S. Malik. Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures. In Proceedings of 8th\nInternational Symposium on System Synthesis, 1995.","DOI":"10.1145\/224486.224493"},{"key":"200945_CR6","unstructured":"B. Wess. On the Optimal Code Generation for Signal Flow Graph Computation. In Proceedings of the International Symposium on Circuits and Systems, 1990."},{"key":"200945_CR7","unstructured":"B. Wess and W. Kreuzer. Optimized DSP Assembly Code Generation Starting from Homogeneous Atomic Data Flow Graphs. In Proceedings of the Midwest Symposium on Circuits and Systems, 1995."},{"key":"200945_CR8","unstructured":"B. Wess. Automatic Instruction Code Generation Based on Trellis Diagrams. In Proceedings of the International Symposium on Circuits and Systems, 1992."},{"key":"200945_CR9","unstructured":"S. Liao, S. Devadas, K. Keutzer, and S. Tjiang. Instruction Selection Using Binate Covering for Code Size Optimization. In Proceedings of the International Conference on Computer-Aided Design, 1995."},{"key":"200945_CR10","unstructured":"R. Leupers and P. Marwedel. Algorithms for Address Assignment in DSP Code Generation. In Proceedings of the International Conference on Computer-Aided Design, 1996."},{"key":"200945_CR11","unstructured":"B. Wess and M. Gotschlich. Constructing Memory Layouts for Address Generation Units Supporting Offset 2 Access. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, 1997."},{"key":"200945_CR12","doi-asserted-by":"crossref","unstructured":"C. Gebotys. DSP Address Optimization Using a Minimum Cost Circulation Technique. In Proceedings of the International Conference on Computer-Aided Design, pp. 100-103, November 1997.","DOI":"10.1109\/ICCAD.1997.643380"},{"key":"200945_CR13","unstructured":"G. Araujo, A. Sudarsanam, and S. Malik. Instruction Set Design and Optimization Techniques for Address Computation in DSP Architectures. In Proceedings of 9th\nInternational Symposium on System Synthesis, 1996."},{"key":"200945_CR14","unstructured":"R. Leupers, A. Basu, and P. Marwedel. Optimized Array Index Computation in DSP Programs. In Proceedings of the Asia-Pacific Design Automation Conference, February 1998."},{"key":"200945_CR15","doi-asserted-by":"crossref","unstructured":"C. Liem, P. Paulin, and A. Jerraya. Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures. In Proceedings of the 33th\nDesign Automation Conference, pp. 597-600, June 1996.","DOI":"10.1109\/DAC.1996.545645"},{"key":"200945_CR16","unstructured":"M. Willems, H. Keding, V. \u017divojnovi\u0107, and H. Meyr. Modulo-Addressing Utilization in Automatic Software Synthesis for Digital Signal Processors. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, 1997."},{"key":"200945_CR17","unstructured":"B. Wess and M. Gotschlich. Optimal DSP Memory Layout Generation as a Quadratic Assignment Problem. In Proceedings of the International Symposium on Circuits and Systems, 1997."},{"key":"200945_CR18","doi-asserted-by":"crossref","unstructured":"A. Sudarsanam and S. Malik. Memory Bank and Register Allocation in Software Synthesis for ASIPs. In Proceedings of the International Conference on Computer-Aided Design, pp. 388-392, 1995.","DOI":"10.1109\/ICCAD.1995.480145"},{"key":"200945_CR19","doi-asserted-by":"crossref","unstructured":"B. Wess. Automatic Code Generation for Integrated Digital Signal Processors. In Proceedings of the International Symposium on Circuits and Systems, 1991.","DOI":"10.1109\/ISCAS.1991.176266"},{"key":"200945_CR20","first-page":"553","volume":"5","author":"D. Powell","year":"1992","unstructured":"D. Powell, E. Lee, and W. Newman. Direct Synthesis of Optimized DSP Assembly Code from Signal Flow Block Diagrams, Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, vol. 5, pp. 553-556, 1992.","journal-title":"Proceedings of the International Conference on Acoustics, Speech, and Signal Processing"},{"key":"200945_CR21","doi-asserted-by":"crossref","unstructured":"M. Saghir, P. Chow, and C. Lee. Exploiting Dual Data-Memory Banks in Digital Signal Processors. In Proceedings of the ACM SIGARCH Conference on Architectural Support for Programming Languages and Operating Systems, 1996.","DOI":"10.1145\/237090.237193"},{"key":"200945_CR22","unstructured":"R. Leupers and P. Marwedel. Instruction Selection for Embedded DSPs with Complex Instructions. In Proceedings of the European Design Automation Conference, 1996."},{"key":"200945_CR23","doi-asserted-by":"crossref","unstructured":"R. Leupers and P. Marwedel. Time-constrained Code Compaction for DSPs. In Proceedings of the 8th\nInternational Symposium on System Synthesis, 1995.","DOI":"10.1145\/224486.224498"},{"key":"200945_CR24","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"S. Kirkpatrick, C. Gelatt, and M. Vecchi. Optimization by Simulated Annealing, Science. 220: 671-680, 1983.","journal-title":"Science"},{"issue":"3","key":"200945_CR25","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1145\/177492.177575","volume":"16","author":"P. Briggs","year":"1994","unstructured":"P. Briggs, K. Cooper, and L. Torczon. Improvements to Graph Coloring Register Allocation, Acm\nTransactions on Programming Languages and Systems. 16(3): 428-455, May 1994.","journal-title":"Acm Transactions on Programming Languages and Systems"},{"key":"200945_CR26","doi-asserted-by":"crossref","unstructured":"R. Keller. Look-Ahead Processors, Computing Surveys, 7(4), December 1975.","DOI":"10.1145\/356654.356657"},{"key":"200945_CR27","doi-asserted-by":"crossref","unstructured":"T. Wagner, V. Maverick, S. Graham, and M. Harrison. Accurate Static Estimators for Program Optimization. In Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation, June 1994.","DOI":"10.1145\/178243.178251"},{"key":"200945_CR28","doi-asserted-by":"crossref","unstructured":"A. Sudarsanam, S. Liao, and S. Devadas. Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures. In Proceedings of the 34th\nDesign Automation Conference, pp. 287-292, June 1997.","DOI":"10.1145\/266021.266103"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008869915325.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008869915325\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008869915325.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:19:53Z","timestamp":1752459593000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008869915325"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,1]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1999,1]]}},"alternative-id":["200945"],"URL":"https:\/\/doi.org\/10.1023\/a:1008869915325","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[1999,1]]}}}