{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T12:20:38Z","timestamp":1780057238149,"version":"3.54.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Design Automation for Embedded Systems"],"published-print":{"date-parts":[[1997,3]]},"DOI":"10.1023\/a:1008872518365","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T11:51:56Z","timestamp":1040557916000},"page":"125-163","source":"Crossref","is-referenced-by-count":49,"title":["The Extended Partitioning Problem: Hardware\/Software Mapping, Scheduling, and Implementation-bin Selection"],"prefix":"10.1007","volume":"2","author":[{"given":"Asawaree","family":"Kalavade","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edward A.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"129870_CR1","volume-title":"System-level codesign of mixed hardware-software systems","author":"A. Kalavade","year":"1995","unstructured":"A. Kalavade. System-level codesign of mixed hardware-software systems, Ph.D. Dissertation, University of California, Berkeley, CA, 1995 (http:\/\/ptolemy.eecs.berkeley.edu\/~kalavade)."},{"issue":"3","key":"129870_CR2","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1109\/43.265670","volume":"13","author":"M. Potkonjak","year":"1994","unstructured":"M. Potkonjak and J. Rabaey. Optimizing resource utilization using transformations. IEEE Transactions of Computer-Aided Design of Integrated Circuits and Systems 13(3): 277\u2013292, March 1994.","journal-title":"IEEE Transactions of Computer-Aided Design of Integrated Circuits and Systems"},{"key":"129870_CR3","unstructured":"P. Hilfinger. A high-level language and silicon compiler for digital signal processing. In Proc. of IEEE 1985 Custom Integrated Circuits Conference, Portland, OR, pp. 213\u2013216, May 20\u201323, 1985."},{"key":"129870_CR4","doi-asserted-by":"crossref","unstructured":"J. M. Rabaey et al. Fast prototyping of datapath-intensive architectures. IEEE Design & Test, 40\u201351, June 1991.","DOI":"10.1109\/54.82037"},{"issue":"9","key":"129870_CR5","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"E. A. Lee","year":"1987","unstructured":"E. A. Lee and D. G. Messerschmitt. Sunchronous data flow. Proc. of the IEEE 75(9): 1235\u20131245, Sept. 1987.","journal-title":"Proc. of the IEEE"},{"key":"129870_CR6","doi-asserted-by":"crossref","unstructured":"R. Gupta and G. De Micheli. System-level synthesis using re-programmable components. In Proceedings of the European Conference on Design Automation, Brussels, Belgium, pp. 2\u20137. Feb. 1992.","DOI":"10.1109\/EDAC.1992.205881"},{"key":"129870_CR7","unstructured":"R. Ernst and J. Henkel. Hardware\/software codesign of embedded controllers based on hardware extraction. In Handouts of the 1st Intl. Workshop on Hardware\/Software Codesign, Estes Park, Colorado, Sept. 1992."},{"key":"129870_CR8","doi-asserted-by":"crossref","unstructured":"E. Baros and W. Rosential. A method for hardware\/software partitioning. In Proc. of COMPUERO'92, IEEE Intl. Conference on Computer and Software Engineering, The Hague, The Netherlands, pp. 580\u2013585, May 4\u20138, 1992.","DOI":"10.1109\/CMPEUR.1992.218469"},{"key":"129870_CR9","doi-asserted-by":"crossref","unstructured":"J. G. D'Ambrosio and X. Hu. Configuration-level hardware\/software partitioning for real-time embedded systems. In Proc. of Third Intl. Workshop on Hardware\/Software Codesign, Grenoble, France, pp. 34\u201341, Sept. 1994.","DOI":"10.1109\/HSC.1994.336725"},{"key":"129870_CR10","doi-asserted-by":"crossref","unstructured":"D. E. Thomas et al. A model and methodology for hardware\/software codesign. IEEE Design & Test, Sept. 1993.","DOI":"10.1109\/54.232468"},{"issue":"2","key":"129870_CR11","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/71.207593","volume":"4","author":"G. Sih","year":"1993","unstructured":"G. Sih and E. A. Lee. A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures. IEEE Transactions on Parallel and Distributed Systems 4(2): 175\u2013187, Feb. 1993.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"129870_CR12","first-page":"597","volume":"5","author":"T. Hamada","year":"1992","unstructured":"T. Hamada et al. Macropipelining based heterogeneous multiprocessor scheduling. In Proc. of IEEE Intl. Conference on Acoustics, Speech and Signal Processing (ICASSP), Vol. 5, San Francisco, CA, pp. 597\u2013600, March 23\u201326, 1992.","journal-title":"Proc. of IEEE Intl. Conference on Acoustics, Speech and Signal Processing (ICASSP)"},{"issue":"7","key":"129870_CR13","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/43.87596","volume":"10","author":"E. D. Lagnese","year":"1991","unstructured":"E. D. Lagnese and D. E. Thomas. Architectural partitioning for system-level synthesis of ICs. IEEE Transactions on Computer Aided Design 10(7): 847\u2013860, July 1991.","journal-title":"IEEE Transactions on Computer Aided Design"},{"issue":"9","key":"129870_CR14","doi-asserted-by":"crossref","first-page":"938","DOI":"10.1109\/43.59070","volume":"9","author":"M. C. McFarland","year":"1990","unstructured":"M. C. McFarland and T. J. Kowalski. Incorporating bottom-up design into hardware synthesis. IEEE Transactions on Computer Aided Design 9(9): 938\u2013950, Sept. 1990.","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"129870_CR15","unstructured":"R. Camposano and R. K. Brayton. Partitioning before logic synthesis. In Proc. of the Intl. Conference on Computer Aided Design (ICCAD), pp. 324\u2013326, 1987."},{"issue":"6","key":"129870_CR16","doi-asserted-by":"crossref","first-page":"661","DOI":"10.1109\/43.31522","volume":"8","author":"P. G. Paulin","year":"1989","unstructured":"P. G. Paulin and J. P. Knight. Force-directed scheduling for the behavioral synthesis of ASICS. IEEE Trans. on CAD 8(6): 661\u2013679, June 1989.","journal-title":"IEEE Trans. on CAD"},{"issue":"2","key":"129870_CR17","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/5.52213","volume":"78","author":"R. K. Brayton","year":"1990","unstructured":"R. K. Brayton et al. Multilevel logic synthesis. Proceedings of the IEEE 78(2): 264\u2013300, Feb. 1990.","journal-title":"Proceedings of the IEEE"},{"key":"129870_CR18","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G. De Micheli","year":"1994","unstructured":"G. De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York, 1994."},{"key":"129870_CR19","doi-asserted-by":"crossref","unstructured":"K. Chaudhary and M. Pedram. A near optimal algorithm for technology mapping minimizing area under delay constraints. In Proc. of 29th Design Automation Conference, Anaheim, CA, pp. 492\u2013498, June 1992.","DOI":"10.1109\/DAC.1992.227753"},{"key":"129870_CR20","first-page":"1777","volume":"3","author":"M. Ishikawa","year":"1991","unstructured":"M. Ishikawa and G. De Micheli. A module selection algorithm for high-level synthesis. In Proc. of 1991 IEEE International Symposium on Circuits and Systems, Vol. 3, Singapore, pp. 1777\u20131780, June 11\u201314, 1991.","journal-title":"Proc. of 1991 IEEE International Symposium on Circuits and Systems"},{"issue":"6","key":"129870_CR21","doi-asserted-by":"crossref","first-page":"841","DOI":"10.1287\/opre.9.6.841","volume":"9","author":"T. C. Hu","year":"1961","unstructured":"T. C. Hu. Parallel sequencing and assembly line problems. Operations Research 9(6): 841\u2013848, Nov. 1961.","journal-title":"Operations Research"},{"key":"129870_CR22","first-page":"155","volume":"4","author":"J. Buck","year":"1994","unstructured":"J. Buck et al. Ptolemy: a framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation 4, 155\u2013182, Apr. 1994. Special issue on \u201cSimulation Software Development.\u201d","journal-title":"International Journal of Computer Simulation"},{"issue":"3","key":"129870_CR23","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1109\/49.219550","volume":"11","author":"S. Ritz","year":"1993","unstructured":"S. Ritz et al. High-level software synthesis for the design of communication systems. IEEE Journal on Selected Areas in Communications 11(3): 348\u2013358, April 1993.","journal-title":"IEEE Journal on Selected Areas in Communications"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008872518365.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008872518365\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008872518365.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:16:01Z","timestamp":1752459361000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008872518365"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,3]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1997,3]]}},"alternative-id":["129870"],"URL":"https:\/\/doi.org\/10.1023\/a:1008872518365","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"value":"0929-5585","type":"print"},{"value":"1572-8080","type":"electronic"}],"subject":[],"published":{"date-parts":[[1997,3]]}}}