{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T00:01:03Z","timestamp":1752537663678,"version":"3.41.2"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2000,6,1]],"date-time":"2000-06-01T00:00:00Z","timestamp":959817600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2000,6,1]],"date-time":"2000-06-01T00:00:00Z","timestamp":959817600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Design Automation for Embedded Systems"],"published-print":{"date-parts":[[2000,6]]},"DOI":"10.1023\/a:1008974723452","type":"journal-article","created":{"date-parts":[[2002,12,22]],"date-time":"2002-12-22T12:46:35Z","timestamp":1040561195000},"page":"179-205","source":"Crossref","is-referenced-by-count":2,"title":["Flexible System LSI for Embedded Systems and Its Optimization Techniques"],"prefix":"10.1007","volume":"5","author":[{"given":"Akihiko","family":"Inoue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroto","family":"Yasuura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"262668_CR1","unstructured":"The National Technology Roadmap for Semiconductors. Semiconductor Industry Association, http:\/\/ notes.sematech.org\/ntrs\/PublNTRS.nsf, 1997."},{"issue":"4","key":"262668_CR2","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/54.632877","volume":"14","author":"R. K. Gupta","year":"1997","unstructured":"R. K. Gupta and Y. Zorian. Introducing core-based system design. IEEE Design & Test of Computers 14(4): 15\u201325, 1997.","journal-title":"IEEE Design & Test of Computers"},{"issue":"2","key":"262668_CR3","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.587736","volume":"14","author":"C. Liem","year":"1997","unstructured":"C. Liem, F. Nacabal, C. Valderrama, P. Paulin and A. Jerraya. System-on-a-chip cosimmulation and compilation. IEEE Design & Test of Computers 14(2): 16\u201325, 1997.","journal-title":"IEEE Design & Test of Computers"},{"key":"262668_CR4","doi-asserted-by":"crossref","unstructured":"D. D. Gajski. IP-based design methodology. Proc. of 36th Design Automation Conf., pp. 43, 1999.","DOI":"10.1145\/309847.309864"},{"key":"262668_CR5","doi-asserted-by":"crossref","unstructured":"P. Chou, R. Ortega, K. Hines, K. Partridge and G. Borriello. IPCHINOOK: An integrated IP-based design framework for distributed embedded systems. Proc. of 36th Design Automation Conf., pp. 44\u201349, 1999.","DOI":"10.1145\/309847.309865"},{"key":"262668_CR6","doi-asserted-by":"crossref","unstructured":"J. Henkel. A low power hardware\/software partitioning approach for core-based embedded systems. Proc. of 36th Design Automation Conf., pp. 122\u2013127, 1999.","DOI":"10.1145\/309847.309896"},{"key":"262668_CR7","doi-asserted-by":"crossref","unstructured":"C. A. Papachristou, F. Martin and M. Nourani. Microprocessor based testing for core-based system on chip. Proc. of 36th Design Automation Conf., pp. 586\u2013591, 1999.","DOI":"10.1145\/309847.310004"},{"key":"262668_CR8","doi-asserted-by":"crossref","unstructured":"J. M. Rabaey, A. Abnous, Y. Ichikawa, K. Seno and M. Wan. Heterogeneous reconfigurable systems. Proc. of IEEE Workshop on Signal Processing Systems, pp. 24\u201334, 1997.","DOI":"10.1109\/SIPS.1997.625684"},{"key":"262668_CR9","doi-asserted-by":"crossref","unstructured":"P. Marwedel. Code generation for core processors. Proc. of 34th Design Automation Conf, pp. 232\u2013237, 1997.","DOI":"10.1145\/266021.266073"},{"issue":"10","key":"262668_CR10","first-page":"974","volume":"E80-D","author":"B. Shackleford","year":"1997","unstructured":"B. Shackleford, M. Yasuda, E. Okushi, H. Koizumi, H. Tomiyama, A. Inoue and H. Yasuura. Embedded system cost optimization via data path width adjustment. IEICE Trans. Information and Systems E80-D(10): 974\u2013981, October 1997.","journal-title":"IEICE Trans. Information and Systems"},{"key":"262668_CR11","unstructured":"N. Weste and K. Eshraghian. Principles of CMOS VLSI Design: A Systems Perspective (Second edition). Addison-Wesley, 1993."},{"key":"262668_CR12","unstructured":"Chipexpress Corp., http:\/\/www.chipexpress.com\/."},{"key":"262668_CR13","unstructured":"Light Speed Semiconductor Corp., http:\/\/www.lss-asic.com\/."},{"key":"262668_CR14","doi-asserted-by":"crossref","unstructured":"H. Deshayes. Cost of test reduction. Proc. of Int'l. Test Conf. (ITC), pp. 265\u2013271, 1998.","DOI":"10.1109\/TEST.1998.743162"},{"issue":"4","key":"262668_CR15","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/54.735921","volume":"15","author":"B. Bottoms","year":"1998","unstructured":"B. Bottoms. The third millennium's test dilemma. IEEE Design & Test of Computers 15(4): 7\u201311, 1998.","journal-title":"IEEE Design & Test of Computers"},{"key":"262668_CR16","doi-asserted-by":"crossref","unstructured":"M. Sugihara, H. Date and H. Yasuura. A novel test methodology for core-based system LSIs and a testing time minimization problem. Proc. of Int'l. Test Conf. (ITC), pp. 465\u2013472, 1998.","DOI":"10.1109\/TEST.1998.743187"},{"issue":"1","key":"262668_CR17","first-page":"12","volume":"14","author":"A. P. Chandrakasan","year":"1995","unstructured":"A. P. Chandrakasan, M. Potkonjak, J. Rabaey, R. Mehra and R. W. Brodersen. Optimizing power using transformations. Trans. CAD\/ICAS 14(1): 12\u201331, January 1995.","journal-title":"Trans. CAD\/ICAS"},{"key":"262668_CR18","doi-asserted-by":"crossref","unstructured":"S. Devadas and S. Malik. A survey of optimization techniques targeting low power VLSI circuits. Proc. of 32nd Design Automation Conf., pp. 242\u2013247, 1995.","DOI":"10.1109\/DAC.1995.250098"},{"key":"262668_CR19","unstructured":"A. Inoue, H. Tomiyama, F. N. Eko, H. Kanbara and H. Yasuura. A programming language for processor based embedded systems. Proc. of Fifth Asian Pacific Conf. on Hardware Description Languages, pp. 89\u201394, 1998."},{"key":"262668_CR20","unstructured":"P. Marwedel and G. Goossens, editors. Code Generation for Embedded Processors. Kluwer Academic Publishers, 1995."},{"key":"262668_CR21","doi-asserted-by":"crossref","unstructured":"C. Liem. Retargetable Compilers for Embedded Core Processors. Kluwer Academic Publishers, 1997.","DOI":"10.1007\/978-1-4757-6422-2"},{"key":"262668_CR22","unstructured":"Lucent Technologies, http:\/\/www.lucent.com."},{"key":"262668_CR23","unstructured":"R. Foster. A design style to simplify IP integration and verification. Proc. of Int'l Workshop on IP Based Synthesis and System Design, 1998."},{"key":"262668_CR24","doi-asserted-by":"crossref","unstructured":"F. Vahid and T. Givargis. The case for a configure-and-execute paradigm. Proc. of 7th Int'l Workshop on Hardware\/Software Codesign, pp. 59\u201363, 1999.","DOI":"10.1145\/301177.301211"},{"key":"262668_CR25","unstructured":"H. Yamauchi. Studies on Low Power Technologies for Battery-Operated Semiconductor Random Access Memories. Dept. of Computer Science and Communication Engineering, Kyushu University, 1997."},{"key":"262668_CR26","doi-asserted-by":"crossref","unstructured":"D. D. Gajski, N. D. Dutt, A. C.-H. Wu and S. Y.-L. Lin. High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"262668_CR27","unstructured":"H. Yamashita, H. Tomiyama, A. Inoue, F. N. Eko, T. Okuma and H. Yasuura. Variable size analysis for datapath width optimization. Proc. of Fifth Asian Pacific Conf. on Hardware Description Languages, pp. 69\u201374, 1998."},{"issue":"9","key":"262668_CR28","first-page":"1416","volume":"E81-C","author":"F. N. Eko","year":"1998","unstructured":"F. N. Eko, H. Tomiyama, A. Inoue and H. Yasuura. Soft-core processor architecture for embedded system design. IEICE Trans. Electron E81-C(9): 1416\u20131423, September 1998.","journal-title":"IEICE Trans. Electron"},{"issue":"6","key":"262668_CR29","first-page":"663","volume":"14","author":"I.-J. Huang","year":"1995","unstructured":"I.-J. Huang and A. M. Despain. Synthesis of application specific instruction sets. IEEE Trans. CAD\/ICAS 14(6): 663\u2013675, June 1995.","journal-title":"IEEE Trans. CAD\/ICAS"},{"issue":"3","key":"262668_CR30","first-page":"483","volume":"E77-A","author":"J. Sato","year":"1994","unstructured":"J. Sato, A. Y. Alomary, Y. Honma, T. Nakata, A. Shiomi, N. Hikichi and M. Imai. PEAS-I: A hardware\/software codesign system for ASIP development. IEICE Trans. Fundamentals E77-A(3): 483\u2013491, March 1994.","journal-title":"IEICE Trans. Fundamentals"},{"key":"262668_CR31","doi-asserted-by":"crossref","unstructured":"C. Liem and P. Paulin. Hardware\/Software Co-Design Principles and Practice, chapter 5. J. Staunstrup and W. Wolf, editors. Kluwer Academic Publishers, pp. 149\u2013191, 1997.","DOI":"10.1007\/978-1-4757-2649-7_5"},{"key":"262668_CR32","doi-asserted-by":"crossref","unstructured":"G. Lehmann, K. D. Muller-Glaser and B. Wunder. A VHDL reuse workbench. Proc. of EURO-DAC'96, pp. 412\u2013417, 1996.","DOI":"10.1109\/EURDAC.1996.558237"},{"key":"262668_CR33","unstructured":"A. Inoue, H. Tomiyama, T. Okuma, H. Kanbara and H. Yasuura. Language and compiler for optimizing datapath widths of embedded systems. IEICE Trans. Fundamentals E81-A(12): December 1998."},{"key":"262668_CR34","unstructured":"V. \u017divojnovi\u0107, J. M. Velarde, C. Schlager and H. Meyr. DSPstone: A DSP-oriented benchmarking methodology. Int'l Conf. on Signal Processing and Technology, 1994."},{"key":"262668_CR35","doi-asserted-by":"crossref","unstructured":"V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel and F. Baez. Reducing power in high-performance microprocessors. Proc. of 35th Design Automation Conf., pp. 732\u2013737, 1998.","DOI":"10.1145\/277044.277227"},{"key":"262668_CR36","doi-asserted-by":"crossref","unstructured":"A. P. Chandrakasan and R. W. Brodersen. Low Power Digital CMOS Design. Kluwer Academic Publishers, 1995.","DOI":"10.1007\/978-1-4615-2325-3"},{"issue":"9","key":"262668_CR37","first-page":"1473","volume":"E81-C","author":"T. Ishihara","year":"1998","unstructured":"T. Ishihara and H. Yasuura. Programmable power management architecture for power reduction. IEICE Trans. Electron E81-C(9): 1473\u20131480, September 1998.","journal-title":"IEICE Trans. Electron"},{"issue":"3","key":"262668_CR38","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/54.706028","volume":"15","author":"P. A. Sandborn","year":"1998","unstructured":"P. A. Sandborn and M. Vertal. Analyzing packaging trade-offs during system design. IEEE Design & Test of Computers 15(3): 10\u201319, 1998.","journal-title":"IEEE Design & Test of Computers"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008974723452.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1008974723452\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1008974723452.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:19:21Z","timestamp":1752459561000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1008974723452"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,6]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2000,6]]}},"alternative-id":["262668"],"URL":"https:\/\/doi.org\/10.1023\/a:1008974723452","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2000,6]]}}}