{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:22:07Z","timestamp":1755220927949,"version":"3.43.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Journal of Supercomputing"],"published-print":{"date-parts":[[2001,5]]},"DOI":"10.1023\/a:1011144628879","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T03:43:03Z","timestamp":1040614983000},"page":"105-127","source":"Crossref","is-referenced-by-count":9,"title":["A Parallel Dynamically Reconfigurable Architecture Designed for Flexible Application-Tailored Hardware\/Software Systems in Future Mobile Communication"],"prefix":"10.1007","volume":"19","author":[{"given":"J\u00fcrgen","family":"Becker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"333401_CR1","doi-asserted-by":"crossref","unstructured":"P. Athanas and A. Abbot. Real-time image processing on a custom computing platform. IEEE Computer, 28: 1995.","DOI":"10.1109\/2.347995"},{"key":"333401_CR2","unstructured":"R. W. Hartenstein, J. Becker et al.: A Novel Machine Paradigm to Accelerate Scientific Computing; Special issue on Scientific Computing of Computer Science and Informatics Journal, Computer Society of India, 1996."},{"key":"333401_CR3","doi-asserted-by":"crossref","unstructured":"H. Erben and K. Sabatakakis: Advanced software radio architecture for 3rd generation mobile systems. Vehicular Technology Conference, 1998. VTC 98. 2: 825-829.","DOI":"10.1109\/VETEC.1998.683697"},{"key":"333401_CR4","doi-asserted-by":"crossref","unstructured":"D. Efstathio et al.: Recent Developments in Enabling Technologies for Software Radio, IEEE Comm. Mag., Aug. 1999. pp. 112-117.","DOI":"10.1109\/35.783134"},{"key":"333401_CR5","unstructured":"S. K. Knapp. Using Programmable Logic to Accelerate DSP Functions, Xilinx, Inc. 1995."},{"key":"333401_CR6","unstructured":"G. R. Goslin. Using Xilinx FPGAs to Design Custom Digital Signal Processing Devices, Proc. of 1995 DSPx Technical Program, pp. 595-604."},{"key":"333401_CR7","doi-asserted-by":"crossref","unstructured":"J. Mitola. The software Radio Architecture, IEEE Communication Mag. May 1995, pp. 26-38.","DOI":"10.1109\/35.393001"},{"key":"333401_CR8","doi-asserted-by":"crossref","unstructured":"J. Becker, A. Kirschbaum, F.-M. Renner, and M. Glesner. Perspectives of Reconfigurable Computing in Research, Industry and Education; 8th International Workshop On Field Programmable Logic And Applications, FPL'98, Tallinn, Estonia, August 31-September 3, 1998, Lecture Notes in Computer Science, Springer Press, 1998.","DOI":"10.1007\/BFb0055231"},{"key":"333401_CR9","unstructured":"D. Garte, T. Kunjan, A. Reutter, S. Riedel, and S. R\u00fclke. Survey on a Practicable \u201cDesign for Reuse\u201d Strategy Including Design Flow and Test bench Aspects. Proceedings of 2. Workshop Reuse Techniques for VLSI Design in Karlsruhe, 1998."},{"key":"333401_CR10","unstructured":"A. Reutter, B. M\u00f6\u00dfner, and W. Rosenstiel. Design of reusable modules for high level designs. Proceedings of International Workshop on IP Based Synthesis and Simulation in Grenoble, 1998."},{"key":"333401_CR11","unstructured":"D. Nicklin. Utilising FPGAs in re-configurable basestations and software radios, Xilinx Inc. Electronic Eng. Mag."},{"key":"333401_CR12","doi-asserted-by":"crossref","unstructured":"G. R. Goslin. A guide to using field programmable gate arrays (FPGAs) for appliccation-specific digital signal processing performance, Xilinx Inc. 1995.","DOI":"10.1117\/12.255830"},{"key":"333401_CR13","unstructured":"S. D. Lingwood et al. ASIC implementation of a direct-sequence spread-spectrum RAKE-Receiver, IEEE 44th Vehicular Technology Conference, 1994."},{"key":"333401_CR14","unstructured":"Xilinx Corp.: http:\/\/www.xilinx.com\/products\/virtex.htm."},{"key":"333401_CR15","unstructured":"J. Becker, M. Glesner, A. Alsolaim, and J. Starzyk. Fast communication mechanisms in coarse-grained dynamically reconfigurable array architectures. Proc. of Second Int'l. Workshop on Engineering of Reconfigurable Hardware\/Software Objects (ENREGLE'00, in conjunction with PDPTA 2000), June 23\u201324, 2000, Las Vegas, USA."},{"key":"333401_CR16","volume-title":"CDMA Systems Engineering Handbook","author":"J. S. Lee","year":"1998","unstructured":"J. S. Lee et al., CDMA Systems Engineering Handbook. Artech House, Boston. 1998."},{"key":"333401_CR17","unstructured":"P. Jung and J. Plechinger. M-GOLD: a multimode basband platform for future mobile terminals, CTMC'99, IEEE International Conference on Communications, Vancouver, June 1999."},{"key":"333401_CR18","unstructured":"T. Ojanpera et al., Wideband CDMA for Third Generation Mobile Communicatios., Artech House Pub., 1998."},{"key":"333401_CR19","unstructured":"M. Glesner, J. Becker, and Lukusa Kabulepa. Microelectronic Systems Design Perspective for future Radio Communication Applications; Invited Paper for 1999 Asia Pacific Symposium on Information and Telecommunication Technologies (APSITT'99), 30\u201331 August 1999, Ulaanbaatar, Mongolia."},{"key":"333401_CR20","unstructured":"J. M. Rabaey: System Design at Universities: Experiences and Challenges. IEEE Computer Society International Conference on Microelectronic Systems Education (MSE'99), July 19\u201321, Arlington VA, USA."},{"key":"333401_CR21","unstructured":"J. Becker and M. Glesner: IP-based Application Mapping Techniques for Dynamically Reconfigurable Hardware Architectures; Proc. of Second Int'l. Workshop on Engineering of Reconfigurable Hardware\/Software Objects (ENREGLE'00, in conjunction with PDPTA 2000), June 23-24, 2000, Las Vegas, USA."}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011144628879.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1011144628879\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011144628879.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T05:15:52Z","timestamp":1754630152000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1011144628879"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,5]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2001,5]]}},"alternative-id":["333401"],"URL":"https:\/\/doi.org\/10.1023\/a:1011144628879","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2001,5]]}}}