{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405351,"version":"3.41.0"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2001,4,1]],"date-time":"2001-04-01T00:00:00Z","timestamp":986083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,4,1]],"date-time":"2001-04-01T00:00:00Z","timestamp":986083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2001,4]]},"DOI":"10.1023\/a:1011169626409","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T08:43:03Z","timestamp":1040632983000},"page":"121-138","source":"Crossref","is-referenced-by-count":7,"title":["Fault Models and Test Generation for OpAmp Circuits\u2014The FFM"],"prefix":"10.1007","volume":"17","author":[{"given":"Jos\u00e9 Vicente","family":"Calvano","sequence":"first","affiliation":[]},{"given":"Ant\u00f4nio Carneiro","family":"de Mesquita Filho","sequence":"additional","affiliation":[]},{"given":"Vladimir Castro","family":"Alves","sequence":"additional","affiliation":[]},{"given":"Marcelo Soares","family":"Lubaszewski","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"338733_CR1","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abromoviei","year":"1990","unstructured":"M. Abromoviei, M. Breuer, A. Melvin, and A. Friedman, Digital Systems Testing and Testable Design, IEEE Press The Institute of Electrical and Electronics Engineers, Inc., New York, 1990."},{"issue":"7","key":"338733_CR2","doi-asserted-by":"crossref","first-page":"745","DOI":"10.1109\/43.644035","volume":"16","author":"K. Arabi","year":"1997","unstructured":"K. Arabi and B. Kaminska, \u201cTesting Analog and Mixed-Signal Integrated Circuits Using Oscillation-Test Method,\u201d IEEE Trans. On CAD of Integrated Circ. & Syst, vol. 16,no. 7, pp. 745-753, July 1997.","journal-title":"IEEE Trans. On CAD of Integrated Circ. & Syst"},{"doi-asserted-by":"crossref","unstructured":"G.R. Boyle, D.O. Cohen, E. Pederson, and J.E. Solomon, \u201cMacromodeling of Integrated Circuits Operational Amplifiers.\u201d IEEE Journal of Solid-State Circuits, vol. SC-9, pp. 353-363, Dec. 1974.","key":"338733_CR3","DOI":"10.1109\/JSSC.1974.1050528"},{"doi-asserted-by":"crossref","unstructured":"J.V. Calvano, V.C. Alves, and M.S. Lubaszewski, \u201cFault Detection Methodology for 2nd Order Filters Using Compact Test Vectors Transient Analysis,\u201d Proc. of the 3rd International Workshop on Design of Mixed-Mode Integrated Circuits and App., Puerto Vallarta, Mexico, pp. 18-24, July 26\u201328, 1999.","key":"338733_CR4","DOI":"10.1109\/MMICA.1999.833585"},{"doi-asserted-by":"crossref","unstructured":"J.V. Calvano, V.C. Alves, and M.S. Lubaszewski, \u201cFault Detection Methodology and BIST Method for 2nd Order Butterworth, Chebyshev and Bessel Filter Approximations,\u201d Proc. 17 VLSI Test Symposium, 2000, pp. 319-324, April, 2000.","key":"338733_CR5","DOI":"10.1109\/VTEST.2000.843861"},{"unstructured":"Canadian Microelectronics Corporation Design Kit for MITEL 1.5um CMOS Technology.","key":"338733_CR6"},{"doi-asserted-by":"crossref","unstructured":"A. Chatterjee and N. Nagi, \u201cDesign for Testability and Built-In Self-Test of Mixed-Signal Circuits: A Tutorial,\u201d Proc. 10th International Conf. on VLSI Design, January 1997, pp. 388-392.","key":"338733_CR7","DOI":"10.1109\/ICVD.1997.568158"},{"key":"338733_CR8","volume-title":"Computer-Aided Analysis of Electronic Circuits\u2014Algorithms and Computational Techniques","author":"L. Chua","year":"1975","unstructured":"L. Chua and P. Lin, Computer-Aided Analysis of Electronic Circuits\u2014Algorithms and Computational Techniques, Prentice-Hall, Inc., New Jersey: Englewood Cliffs, 1975."},{"key":"338733_CR9","volume-title":"Principles of Active Network Synthesis and Design","author":"G. Daryanani","year":"1976","unstructured":"G. Daryanani, Principles of Active Network Synthesis and Design, New York: John Wiley & Sons, 1976."},{"unstructured":"H. Davoody, \u201cReinventing the Role of Analog\/Mixed-Signal,\u201d EDTN Network, Aug, 1999.","key":"338733_CR10"},{"doi-asserted-by":"crossref","unstructured":"R. Devries and A.J. Jansen, \u201cDecreasing the Sensitivity of ADC Test Parameters by Means of Wobbling,\u201d Proc. 16th VLSI Test Symposium, pp. 386-391, 1998.","key":"338733_CR11","DOI":"10.1109\/VTEST.1998.670894"},{"unstructured":"Joint Test Action Group, IEEE Std 1149.1 Testability Primer, Texas Instruments Application Note, 1996.","key":"338733_CR12"},{"unstructured":"B. Kaminska, K. Arabi, I. Bell et al., \u201cAnalog and Mixed-Signal Benchmark Circuits\u20141st,\u201d Proc. ITC'98.","key":"338733_CR13"},{"doi-asserted-by":"crossref","unstructured":"S. Kim, M. Soma, and D. Risbud, \u201cAn Effective Defect-oriented BIST Architecture for High-speed Phase-looked Loops,\u201d Proc. 18th VTS, pp. 231-236, Canada, April, 2000.","key":"338733_CR14","DOI":"10.1109\/VTEST.2000.843850"},{"key":"338733_CR15","volume-title":"Signals, Systems and Controls","author":"B.P. Lathi","year":"1974","unstructured":"B.P. Lathi, Signals, Systems and Controls, New York and London: Intext Educational Publishers 1974."},{"key":"338733_CR16","volume-title":"Test and Diagnosis of Analog Circuits and Systems","author":"R.W. Liu","year":"1991","unstructured":"R.W. Liu, Test and Diagnosis of Analog Circuits and Systems, New York: Van Nostrand Reinhold, 1991."},{"issue":"2","key":"338733_CR17","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/43.21830","volume":"8","author":"L. Milor","year":"1989","unstructured":"L. Milor and V. Visvanathan, \u201cDetection of Catastrophic Faults in Analog Integrated Circuits,\u201d IEEE Trans. on CAD of Integrated Circ & Syst, vol. 8,no. 2, pp. 101-107, Feb. 1989.","journal-title":"IEEE Trans. on CAD of Integrated Circ & Syst"},{"key":"338733_CR18","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1007\/BF00137564","volume":"9","author":"S. Mir","year":"1993","unstructured":"S. Mir, M, Lubaszeski, and B. Courtois, \u201cFault-Based ATPG for Linear Analog Circuits with Minimal Size Multifrequency Test Sets,\u201d Journal of Electronic Testing: Theory and Application (JETTA) vol. 9, pp. 43-57, 1993.","journal-title":"Journal of Electronic Testing: Theory and Application (JETTA)"},{"key":"338733_CR19","volume-title":"Modern Control Engineering","author":"K. Ogata","year":"1970","unstructured":"K. Ogata, Modern Control Engineering, New Jersey: Prentice-Hall, Inc., 1970."},{"doi-asserted-by":"crossref","unstructured":"S. Ozev and A. Orailoglu, \u201cTest Selection Based on High Level fault Simulation for Mixed-Signal Systems,\u201d in Proc. 18th VTS, Canada, April, 2000, pp. 149-154.","key":"338733_CR20","DOI":"10.1109\/VTEST.2000.843839"},{"unstructured":"C.-Y. Pan, K.T. Cheng, and S. Gupta, \u201cA Comprehensive Fault Macromodel for OpAmp,\u201d Proc. of the ICCAD 94.","key":"338733_CR21"},{"doi-asserted-by":"crossref","unstructured":"C.-Y. Pam, K.-T. Cheng, and S. Gupta, \u201cFault Macromodeling and a Testing Strategy for OpAmp,\u201d J. of Electronic Testing Theory and App., vol. 9, pp. 225-235, Dec. 1996.","key":"338733_CR22","DOI":"10.1007\/BF00134688"},{"doi-asserted-by":"crossref","unstructured":"B. Provost and E.S. Sinencio, \u201cAdaptive Analog Timer for On-Chip Testing,\u201d Proc. 3rd International Workshop on Design of Mixed-Mode Integrated Circuits and applications, Puerto Vallarta, Mexico, pp. 29-32, July 1999.","key":"338733_CR23","DOI":"10.1109\/MMICA.1999.833587"},{"doi-asserted-by":"crossref","unstructured":"M. Renovell, F. Azais, J.C. Bodin, and Y. Bertrand, \u201cBISTing Switched-Current Circuits,\u201d Proc. 7th Asian Test Symposium, 1998, pp. 372-377.","key":"338733_CR24","DOI":"10.1109\/ATS.1998.741641"},{"doi-asserted-by":"crossref","unstructured":"M. Renovell, F. Azais, J.C. Bodin, and Y. Bertrand, \u201cDesign for Testability for Switched-Current Circuits,\u201d Proc. 16th VLSI Test Symposium, pp. 370-375, 1998.","key":"338733_CR25","DOI":"10.1109\/VTEST.1998.670892"},{"unstructured":"G.W. Roberts, \u201cDFT Techniques for Mixed-Signal Integrated Circuits,\u201d Circuits And Systems In The Information Age, IEEE Press, pp. 251-271, June 1997.","key":"338733_CR26"},{"doi-asserted-by":"crossref","unstructured":"E. Sanchez-Sinencio, \u201cA Nonlinear Macromodel of Operational amplifiers in the Frequency Domain,\u201d IEEE Trans. on Circuits and Systems, vol. Cas-26,no. 6, June 1979.","key":"338733_CR27","DOI":"10.1109\/TCS.1979.1084653"},{"doi-asserted-by":"crossref","unstructured":"M. Soma, \u201cChallenges in Analog and Mixed-Signal Fault Models,\u201d IEEE Trans. on Circ. and Devices, pp. 16-19, Jan. 1996.","key":"338733_CR28","DOI":"10.1109\/101.481204"},{"key":"338733_CR29","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/BF00137561","volume":"9","author":"J.V. Spaandonk","year":"1996","unstructured":"J.V. Spaandonk and T.A.M. Kevenaar, \u201cSelecting Measurements to Test the Functional Behavior of Analog Circuits,\u201d Journal of Electronic Testing: Theory and Applications (JETTA), vol. 9, pp. 9-18, 1996.","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"unstructured":"D.F. Stout and M. Kaufman, Handbook of Operational Amplifier Circuit Design, McGraw-Hill Book Company, 1976.","key":"338733_CR30"},{"key":"338733_CR31","volume-title":"Introductory System Engineering","author":"J.G. Truxal","year":"1972","unstructured":"J.G. Truxal, Introductory System Engineering, Kogakusha: McGraw-Hill Ltd., 1972."},{"key":"338733_CR32","volume-title":"Design of MOS VLSI Circuits for Telecommunications","author":"Y. Tsividis","year":"1985","unstructured":"Y. Tsividis and P. Antognelli, Design of MOS VLSI Circuits for Telecommunications, Englewood Cliffs, New Jersey: Prentice-Hall Inc., 1985."},{"doi-asserted-by":"crossref","unstructured":"C. Turchetti and G. Masetti, \u201cA Macromodel for Integrated All-MOS Operational Amplifiers,\u201d IEEE Journal of Solid State Circuits, vol. SC-18,no. 4, Aug. 1983.","key":"338733_CR33","DOI":"10.1109\/JSSC.1983.1051961"},{"doi-asserted-by":"crossref","unstructured":"D. Vazquez, A. Rueda, and J.L. Huertas, \u201cA New Strategy for testing Analog Filters,\u201d Proc. of the 12th IEEE VTS, pp. 36-410, 1994.","key":"338733_CR34","DOI":"10.1109\/VTEST.1994.292337"},{"doi-asserted-by":"crossref","unstructured":"R. Voorakaranam and A. Chatterjee. \u201cTest Generation for Accurate Prediction of Analog Specifications,\u201d Proc. of the 18th VTS, Canada, April, 2000, pp. 137-142.","key":"338733_CR35","DOI":"10.1109\/VTEST.2000.843837"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011169626409.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1011169626409\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011169626409.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:12:17Z","timestamp":1749204737000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1011169626409"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,4]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2001,4]]}},"alternative-id":["338733"],"URL":"https:\/\/doi.org\/10.1023\/a:1011169626409","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2001,4]]}}}