{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405343,"version":"3.41.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2001,4,1]],"date-time":"2001-04-01T00:00:00Z","timestamp":986083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,4,1]],"date-time":"2001-04-01T00:00:00Z","timestamp":986083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2001,4]]},"DOI":"10.1023\/a:1011179007753","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T08:43:03Z","timestamp":1040632983000},"page":"85-95","source":"Crossref","is-referenced-by-count":7,"title":["Detectability Conditions of Full Opens in the Interconnections"],"prefix":"10.1007","volume":"17","author":[{"given":"Antonio","family":"Zenteno","sequence":"first","affiliation":[]},{"given":"Victor H.","family":"Champac","sequence":"additional","affiliation":[]},{"given":"Joan","family":"Figueras","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"338728_CR1","doi-asserted-by":"crossref","unstructured":"K. Baker, G. Gronthoud, M. Lousberg, I. Schanstra, and C. Hawkins, \u201cDefect-Based Delay Testing of Resistive Vias-Contacts: A Critical Evaluation,\u201d Int. Test Conference, 1999, pp. 467-476.","DOI":"10.1109\/TEST.1999.805769"},{"issue":"3","key":"338728_CR2","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/43.265677","volume":"13","author":"V.H. Champac","year":"1994","unstructured":"V.H. Champac, J.A. Rubio, and J. Figueras, \u201cElectrical Model of the Floating Gate Defect in CMOS ICs: Implications on IDDQ Testing,\u201d IEEE Trans. on Computer-Aided Design, vol. 13,no. 3, pp. 359-369, March 1994.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"338728_CR3","doi-asserted-by":"crossref","unstructured":"V.H. Champac and A. Zenteno, \u201cDetectability Conditions for Interconnection Open Defect,\u201d 18th IEEE VLSI Test Symposium, May 2000, pp. 305-311.","DOI":"10.1109\/VTEST.2000.843859"},{"key":"338728_CR4","doi-asserted-by":"crossref","unstructured":"D.B.I. Feltham and W. Maly, \u201cPhysically Realistic Fault Models for Analog CMOS Neural Networks,\u201d IEEE Journal of Solid-State Circuits, Sept. 1991.","DOI":"10.1109\/4.84938"},{"issue":"2","key":"338728_CR5","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1109\/41.19071","volume":"36","author":"C.F. Hawkins","year":"1989","unstructured":"C.F. Hawkins, J.M. Soden, R.R. Fritzemeier, and L.K. Horning, \u201cQuiescent Power Supply Current Measurement for CMOS IC Detection,\u201d IEEE Transactions on Industrial Electronics, vol. 36,no. 2, pp. 211-218, May 1989.","journal-title":"IEEE Transactions on Industrial Electronics"},{"key":"338728_CR6","doi-asserted-by":"crossref","unstructured":"C.F. Hawkins et al., \u201cDefect Classes\u2014An Overdue Paradigm for CMOS IC Testing,\u201d International Test Conference, 1994, pp. 413-425.","DOI":"10.1109\/TEST.1994.527983"},{"issue":"2","key":"338728_CR7","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/MDT.1999.765207","volume":"16","author":"C.F. Hawkins","year":"1999","unstructured":"C.F. Hawkins et al., \u201cIC Reliability and Test: What Will Deep Submicron Bring,\u201d IEEE Design & Test, vol. 16,no. 2, pp. 84-91, 1999.","journal-title":"IEEE Design & Test"},{"key":"338728_CR8","doi-asserted-by":"crossref","unstructured":"C.L. Henderson, J.M. Soden, and C.F. Hawkins, \u201cThe Behavior and Testing Implications of CMOS IC Logic Gate Open Circuits,\u201d Int. Test Conference, 1991, pp. 302-310.","DOI":"10.1109\/TEST.1991.519522"},{"key":"338728_CR9","doi-asserted-by":"crossref","unstructured":"S. Johnson, \u201cResidual Charge on the Faulty Floating Gate MOS Transistors,\u201d Int. Test Conf., 1994, pp. 555-561.","DOI":"10.1109\/TEST.1994.527999"},{"key":"338728_CR10","doi-asserted-by":"crossref","unstructured":"H. Konuk, \u201cFault Simulation of Interconnect Opens in Digital CMOS Circuits,\u201d International Conference in Computer Aided-Design, 1997.","DOI":"10.1109\/ICCAD.1997.643593"},{"key":"338728_CR11","unstructured":"H. Konuk and F.J. Ferguson, \u201cAn Unexpected Factor int Testing for CMOS Opens: The Die Surface,\u201d IEEE VLSI Test Symposium, 1996."},{"issue":"11","key":"338728_CR12","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1109\/43.736192","volume":"17","author":"H. Konuk","year":"1998","unstructured":"H. Konuk and F.J. Ferguson, \u201cOscillation and Sequential Behavior Caused by Opens in the Routing in Digital CMOS Circuits,\u201d IEEE Trans, on Computer-Aided Design, vol. 17,no. 11, pp. 1200-1210, Nov. 1998.","journal-title":"IEEE Trans, on Computer-Aided Design"},{"issue":"12","key":"338728_CR13","doi-asserted-by":"crossref","first-page":"1555","DOI":"10.1109\/43.552089","volume":"15","author":"H. Konuk","year":"1996","unstructured":"H. Konuk, F.J. Ferguson, and T. Larrabee, \u201cCharge-Based Fault Simulation for CMOS Networks Breaks,\u201d IEEE Transactions on Computer-Aided Design, vol. 15,no. 12, pp. 1555-1567, Dec. 1996.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"338728_CR14","unstructured":"J.C.M. Li and E.J. McCluskey, \u201cTesting for Tunneling Opens,\u201d Proceedings of the International Test Conference, 2000, pp. 95-104."},{"key":"338728_CR15","unstructured":"O.V. Maiuri and W.R. Moore, \u201cImplications of Voltage and Dimension Scaling on CMOS Testing: The Multidimensional Testing Paradigm,\u201d IEEE VLSI Test Symposium, 1998, pp. 22-27."},{"key":"338728_CR16","doi-asserted-by":"crossref","unstructured":"W. Maly, P.K. Nag, and P. Nigh, \u201cTesting Oriented Analysis of CMOS ICs with Opens,\u201d Proc. Int. Conf. on Computer-Aided Design, 1988, pp. 344-347.","DOI":"10.1109\/ICCAD.1988.122525"},{"key":"338728_CR17","doi-asserted-by":"crossref","unstructured":"R. McGowen and F.J. Ferguson, \u201cIncorporating Physical Design-For-Test Into Routing,\u201d International Test Conference, 1997, pp. 685-693.","DOI":"10.1109\/TEST.1997.639681"},{"key":"338728_CR18","unstructured":"W. Moore, G. Gronthoud, K. Baker, and M. Lousberg, \u201cDelay-Fault Testing and Defects in Deep Sub-Micron ICs\u2014Does Critical Resistance Really Mean Anything?,\u201d Proceedings of the International Test Conference, 2000, pp. 85-94."},{"key":"338728_CR19","doi-asserted-by":"crossref","unstructured":"W. Needham, C. Prunty, and E.H. Yeoh, \u201cHigh Volume Microprocessor Test Escapes, An Analysis of Defects Our Tests are Missing,\u201d Int. Test Conference, 1998, pp. 25-34.","DOI":"10.1109\/TEST.1998.743133"},{"issue":"3","key":"338728_CR20","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1049\/el:19860106","volume":"22","author":"M. Renovell","year":"1986","unstructured":"M. Renovell and G. Cambon, \u201cTopology Dependence of Floating Gate Faults in MOS Circuits,\u201d Electronics Letters, vol. 22,no. 3, pp. 152-153, Jan. 1986.","journal-title":"Electronics Letters"},{"issue":"4","key":"338728_CR21","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1109\/43.3186","volume":"7","author":"B.J. Sheu","year":"1988","unstructured":"B.J. Sheu, W.-J. Hsu, and P.K. Ko, \u201cAn MOS Transistor Charge Model for VLSI Design,\u201d IEEE Transactions on Computer-Aided Design, vol. 7,no. 4, pp. 520-527, April 1988.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"338728_CR22","doi-asserted-by":"crossref","unstructured":"A.D. Singh and H. Rasheed, \u201cIDDQ Testing of CMOS Opens: An Experimental Study,\u201d International Test Conference, 1995, pp. 479-489.","DOI":"10.1109\/TEST.1995.529875"},{"key":"338728_CR23","unstructured":"M. Renovell, A. Ivanov, Y. Bertrand, F. Azais, and S. Rafiq, \u201cOptimal Conditions for Boolean and Current Detection of Floating Gate Faults,\u201d Int. Test Conference, 1999."},{"issue":"1","key":"338728_CR24","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/54.485786","volume":"13","author":"K.M. Thompson","year":"1996","unstructured":"K.M. Thompson, \u201cIntel and the Myths of Test,\u201d IEEE Design & Test, vol. 13,no. 1, pp. 79-81, 1996.","journal-title":"IEEE Design & Test"},{"key":"338728_CR25","volume-title":"Principles of CMOS VISI Design, A System Perspective","author":"N.H. Weste","year":"1985","unstructured":"N.H. Weste and K. Eshraghian, Principles of CMOS VISI Design, A System Perspective, Reading, MA: Addison-Wesley, 1985."},{"key":"338728_CR26","doi-asserted-by":"crossref","unstructured":"H. Xue, C. Di, and J.A.G. Jess, \u201cProbability Analysis for CMOS Floating Gate Faults,\u201d European Design and Test Conference, 1994, pp. 443-448.","DOI":"10.1109\/EDTC.1994.326838"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011179007753.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1011179007753\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011179007753.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:11:33Z","timestamp":1749204693000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1011179007753"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,4]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2001,4]]}},"alternative-id":["338728"],"URL":"https:\/\/doi.org\/10.1023\/a:1011179007753","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2001,4]]}}}