{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:23:04Z","timestamp":1763724184733,"version":"3.41.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2001,2]]},"DOI":"10.1023\/a:1011189608077","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T08:43:03Z","timestamp":1040632983000},"page":"11-27","source":"Crossref","is-referenced-by-count":10,"title":["SIVA: A System for Coverage-Directed State Space Search"],"prefix":"10.1007","volume":"17","author":[{"given":"Malay","family":"Ganai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Yalagandula","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adnan","family":"Aziz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Kuehlmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vigyan","family":"Singhal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"332670_CR1","unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital System Testing and Testable Design, IEEE Press, 1990."},{"key":"332670_CR2","unstructured":"U. Berkeley, www.cad.eecs.berkeley.edu\/~vis."},{"key":"332670_CR3","doi-asserted-by":"crossref","unstructured":"R. Bryant, \u201cGraph-based Algorithms for Boolean Function Manipulation,\u201d IEEE Transactions on Computers, vol. C-35, pp. 677-691, August 1986.","DOI":"10.1109\/TC.1986.1676819"},{"key":"332670_CR4","doi-asserted-by":"crossref","unstructured":"J. Burch and V. Singhal, \u201cTight Integration of Combinational Verification Methods,\u201d in Proc. Intl. Conf. on Computer-Aided Design, 1998, pp. 570-576.","DOI":"10.1145\/288548.289088"},{"key":"332670_CR5","unstructured":"H. Cho, G. Hatchel, E. Macii, M. Poncino, and F. Somenzi, \u201cA State Space Decomposition Algorithm for Approximate FSM Traversal Based on Circuit Structural Analysis,\u201d Technical Report, ECE\/VLSI, University of Colorado at Boulder, 1993."},{"key":"332670_CR6","doi-asserted-by":"crossref","unstructured":"S. Devadas, A. Ghosh, and K. Keutzer, \u201cAn Observability-Based Code Coverage Metric for Functional Simulation,\u201d in Proc. Intl. Conf. on Computer-Aided Design, 1996, pp. 418-425.","DOI":"10.1109\/ICCAD.1996.569832"},{"key":"332670_CR7","doi-asserted-by":"crossref","unstructured":"D.L. Dill, \u201cEmbedded Tutorial: What's between Simulation and Formal Verification?,\u201d in Proc. of the Design Automation Conf., San Francisco, CA, 1998, pp. 328-329.","DOI":"10.1145\/277044.277138"},{"key":"332670_CR8","first-page":"528","volume":"16","author":"A. El-Maleh","year":"1997","unstructured":"A. El-Maleh, T. Marchok, J. Rajski, and W. Maly, \u201cBehavior and Testability Preservation Under the Retiming Transformation,\u201d vol. 16, pp. 528-543, 1997.","journal-title":"Behavior and Testability Preservation Under the Retiming Transformation"},{"key":"332670_CR9","doi-asserted-by":"crossref","unstructured":"E.A. Emerson, \u201cTemporal and Modal Logic,\u201d in Vol. B: Handbook of Theoretical Computer Science, Formal Models and Semantics, J. van Leeuwen (Ed.), Elsevier Science, 1990, pp. 996-1072.","DOI":"10.1016\/B978-0-444-88074-1.50021-4"},{"key":"332670_CR10","doi-asserted-by":"crossref","unstructured":"R.K. Brayton et al., \u201cVIS: A System for Verification and Synthesis,\u201d in Proc. of the Computer Aided Verification Conf., 1996, pp. 428-432.","DOI":"10.1007\/3-540-61474-5_95"},{"key":"332670_CR11","doi-asserted-by":"crossref","unstructured":"D. Geist and I. Beer, \u201cEfficient Model Checking by Automated Ordering of Transition Relation Partitions,\u201d in Computer Aided Verification, 1994. Lecture Notes in Computer Science, vol. 818, pp. 52-71.","DOI":"10.1007\/3-540-58179-0_63"},{"key":"332670_CR12","doi-asserted-by":"crossref","unstructured":"D. Geist, M. Farkas, A. Landver, Y. Lichtenstein, S. Ur, and Y. Wolfsthal, 1996, \u201cCoverage Directed Test Generation Using Formal Verification,\u201d in Proc. of the Formal Methods in CAD Conf., 1996, pp. 143-158.","DOI":"10.1007\/BFb0031805"},{"key":"332670_CR13","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","volume":"C-31","author":"P. Goel","year":"1981","unstructured":"P. Goel, \u201cAn Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits,\u201d IEEE Transactions on Computers, vol. C-31, pp. 215-222, 1981.","journal-title":"IEEE Transactions on Computers"},{"key":"332670_CR14","doi-asserted-by":"crossref","unstructured":"S. Govindaraju, D. Dill, A. Hu, and M. Horowitz, \u201cApproximate Reachability with BDDs using Overlapping Projections,\u201d in Proc. of the Design Automation Conf., 1998, pp. 451-456.","DOI":"10.1145\/277044.277169"},{"key":"332670_CR15","doi-asserted-by":"crossref","unstructured":"R. Ho and M. Horowitz, \u201cValidation Coverage Analysis for Complex Digital Designs,\u201d in Proc. Intl. Conf. on Computer-Aided Design, 1996, pp. 146-151.","DOI":"10.1109\/ICCAD.1996.569537"},{"key":"332670_CR16","doi-asserted-by":"crossref","unstructured":"R.C. Ho, C.H. Yang, M.A. Horowitz, and D.L. Dill, \u201cArchitectural Validation for Processors,\u201d in Proceedings of the International Symposium on Computer Architecture, 1995, pp. 404-413.","DOI":"10.1145\/223982.224450"},{"key":"332670_CR17","doi-asserted-by":"crossref","unstructured":"Y. Hoskote, D. Moundanos, and J. Abraham, \u201cAutomatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors,\u201d in Proc. Intl. Conf. on Computer Design, Austin, TX, 1995, pp. 532-537.","DOI":"10.1109\/ICCD.1995.528919"},{"key":"332670_CR18","doi-asserted-by":"crossref","unstructured":"A. Kuehlmann and F. Krohm, \u201cEquivalence Checking Using Cuts and Heaps,\u201d in Proc. of the Design Automation Conf., 1997, pp. 263-268.","DOI":"10.1145\/266021.266090"},{"key":"332670_CR19","doi-asserted-by":"crossref","unstructured":"K.L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, 1993.","DOI":"10.1007\/978-1-4615-3190-6"},{"key":"332670_CR20","doi-asserted-by":"crossref","unstructured":"D. Moundanos, J. Abraham, and Y. Hoskote, \u201cA Unified Framework for Design Validation and Manufacturing Test,\u201d in Proc. Intl. Test Conf., 1996, pp. 875-884.","DOI":"10.1109\/TEST.1996.557149"},{"key":"332670_CR21","unstructured":"R. Mukherjee, J. Jain, K. Takayama, M. Fujita, J.A. Abraham, and D.S. Fussell, \u201cEfficient Combination Verification Using Cuts and Overlapping BDDs,\u201d in Proc. Intl. Workshop on Logic Synthesis, 1997."},{"key":"332670_CR22","doi-asserted-by":"crossref","unstructured":"K. Ravi, K. McMillan, T. Shiple, and F. Somenzi, \u201cApproximation and Decomposition of Binary Decision Diagrams,\u201d in Proc. of the Design Automation Conf., 1998, pp. 445-450.","DOI":"10.1145\/277044.277168"},{"key":"332670_CR23","doi-asserted-by":"crossref","unstructured":"K. Ravi and F. Somenzi, \u201cHigh Density Reachability Analysis,\u201d in Proc. Intl. Conf. on Computer-Aided Design, Santa Clara, CA, 1995, pp. 154-158.","DOI":"10.1109\/ICCAD.1995.480006"},{"key":"332670_CR24","doi-asserted-by":"crossref","unstructured":"E.M. Sentovich, K.J. Singh, C. Moon, H. Savoj, R.K. Brayton, and A.L. Sangiovanni-Vincentelli, \u201cSequential Circuit Design Using Synthesis and Optimization,\u201d in Proc. Intl. Conf. on Computer Design, 1992, pp. 328-333.","DOI":"10.1109\/ICCD.1992.276282"},{"key":"332670_CR25","unstructured":"J. Silva and K. Sakallah, \u201cGRASP\u2014A New Search Algorithm For Satisfiability,\u201d in Proc. Intl. Conf. on Computer-Aided Design. Santa Clara, CA, 1996, pp. 220-227."},{"key":"332670_CR26","doi-asserted-by":"crossref","first-page":"1167","DOI":"10.1109\/43.536723","volume":"15","author":"P. Stephan","year":"1996","unstructured":"P. Stephan, R.K. Brayton, and A.L. Sangiovanni-Vincentelli, \u201cCombination Test Generation using Satisfiability,\u201d IEEE Trans. CAD, vol. 15, pp. 1167-1176, 1996.","journal-title":"IEEE Trans. CAD"},{"key":"332670_CR27","doi-asserted-by":"crossref","unstructured":"C.H. Yang and D.L. Dill, \u201cValidation with Guided Search of the State Space,\u201d in Proc. of the Design Automation Conf., 1998, pp. 599-604.","DOI":"10.1145\/277044.277201"},{"key":"332670_CR28","doi-asserted-by":"crossref","unstructured":"J. Yuan, J. Shen, J. Abraham, and A. Aziz, \u201cOn Combining Formal and Informal Verification,\u201d in Proc. of the Computer Aided Verification Conf., 1997, pp. 376-387.","DOI":"10.1007\/3-540-63166-6_37"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011189608077.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1011189608077\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011189608077.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:07:15Z","timestamp":1749204435000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1011189608077"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,2]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2001,2]]}},"alternative-id":["332670"],"URL":"https:\/\/doi.org\/10.1023\/a:1011189608077","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2001,2]]}}}