{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,26]],"date-time":"2026-01-26T09:08:52Z","timestamp":1769418532201,"version":"3.49.0"},"reference-count":9,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,5,1]],"date-time":"2001-05-01T00:00:00Z","timestamp":988675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Journal of Supercomputing"],"published-print":{"date-parts":[[2001,5]]},"DOI":"10.1023\/a:1011196613858","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T03:43:03Z","timestamp":1040614983000},"page":"77-91","source":"Crossref","is-referenced-by-count":27,"title":["Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems"],"prefix":"10.1007","volume":"19","author":[{"given":"Xuejun","family":"Liang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jack","family":"Jean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karen","family":"Tomko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"333404_CR1","unstructured":"R. Cook, J. S. N. Jean, and J. S. Chen. Accelerating MPEG-2 Encoder Utilizing Reconfigurable Computing, CERC\/VIUF\/IEEE Computer Society Workshop on 21st Century Electronic Systems Design: Breakthroughs in Quality and Productivity, University of Dayton, December 1997."},{"key":"333404_CR2","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1023\/A:1008173519198","volume":"25","author":"J. S. N. Jean","year":"2000","unstructured":"J. S. N. Jean, X. Liang, B. Drozd, K. Tomko, and Y. Wang. Automatic Target Recognition with Dynamic Reconfiguration. Journal of VLSI Signal Processing 25, pp. 39-53, 2000.","journal-title":"Journal of VLSI Signal Processing"},{"key":"333404_CR3","unstructured":"J. S. N. Jean, X. Liang, and K. Tomko. Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems. Proc. of Parallel and Distributed Processing Techniques and Applications Conference, pp. 1111-1117, June 1999."},{"key":"333404_CR4","doi-asserted-by":"crossref","unstructured":"W. E. King, T. H. Drayer, R. W. Conners, and P. Araman. Using MORRPH in an Industrial Machine Vision System, IEEE Symposium on FPGA Custom Computing Machines, pp. 18-26, 1996.","DOI":"10.1109\/FPGA.1996.564738"},{"key":"333404_CR5","doi-asserted-by":"crossref","unstructured":"S. Singh and R. Slous. Accelerating Adobe Photoshop with the Reconfigurable Logic, IEEE Symposium on FPGA Custom Computing Machines, pp. 236-244, 1998.","DOI":"10.1109\/FPGA.1998.707901"},{"key":"333404_CR6","doi-asserted-by":"crossref","unstructured":"J. Villasenor, B. Schoner, K. Chia, C. Zapata, H. Kim, C. Jones, S. Lansing, and B. Mangione-Smith, Configurable Computing Solutions for Automatic Target Recognition. IEEE Symposium on FPGA Custom Computing Machines, pp. 70-79, 1996.","DOI":"10.1109\/FPGA.1996.564749"},{"key":"333404_CR7","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/12.773798","volume":"48","author":"C. Thibeault","year":"1999","unstructured":"C. Thibeault and G. Begin. A Scan-Based Configurable, Programmable, and Scalable Architecture for Sliding Window-Based Operations. IEEE Transactions on Computers, 48: pp. 615-627, 1999.","journal-title":"IEEE Transactions on Computers"},{"key":"333404_CR8","doi-asserted-by":"crossref","unstructured":"M. Rencher and B. L. Hutchings, \u201cAutomated Target Recognition on Splash 2\u201d, in IEEE Symposium on FPGA Custom Computing Machines, pp. 192-200, April 1997.","DOI":"10.1109\/FPGA.1997.624619"},{"key":"333404_CR9","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/92.784091","volume":"7","author":"B. Bosi","year":"1999","unstructured":"B. Bosi, G. Bois, and Y Savaria. Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing. IEEE Transactions on VLSI Systems, 7: 299-308, 1999.","journal-title":"IEEE Transactions on VLSI Systems"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011196613858.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1011196613858\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1011196613858.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T05:12:40Z","timestamp":1754629960000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1011196613858"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,5]]},"references-count":9,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2001,5]]}},"alternative-id":["333404"],"URL":"https:\/\/doi.org\/10.1023\/a:1011196613858","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2001,5]]}}}