{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404201,"version":"3.41.0"},"reference-count":12,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2001,6]]},"DOI":"10.1023\/a:1012219513510","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T12:42:15Z","timestamp":1040647335000},"page":"283-290","source":"Crossref","is-referenced-by-count":2,"title":["A Discussion on Test Pattern Generation for FPGA\u2014Implemented Circuits"],"prefix":"10.1007","volume":"17","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Faure","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Figueras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"358720_CR1","unstructured":"W.K. Huang, F.J. Meyer, N. Park, and F. Lombardi, \u201cTesting Memory Modules in SRAM-based Configurable FPGAs,\u201d in IEEE International Workshop on Memory Technology, Design and Test, August 1997."},{"key":"358720_CR2","doi-asserted-by":"crossref","unstructured":"F. Lombardi, D. Ashen, X.T. Chen, and W.K. Huang, \u201cDiagnosing Programmable Interconnect Systems for FPGAs,\u201d in FPGA '96, Monterey, USA, 1996, pp. 100-106.","DOI":"10.1145\/228370.228385"},{"key":"358720_CR3","doi-asserted-by":"crossref","unstructured":"H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, and H. Fujiwara, \u201cA Test Methodology for Interconnect Structures of LUT-based FPGAs,\u201d in IEEE 5th Asian Test Symposium, November 1996, pp. 68-74.","DOI":"10.1109\/ATS.1996.555139"},{"key":"358720_CR4","doi-asserted-by":"crossref","unstructured":"H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, and H. Fujiwara, \u201cTesting for the Programming Circuits of LUT-based FPGAs,\u201d in IEEE 6th Asian Test Symposium, November 1997, pp. 242-247.","DOI":"10.1109\/ATS.1997.643965"},{"key":"358720_CR5","doi-asserted-by":"crossref","unstructured":"M. Renovell, J. Figueras, and Y. Zorian, \u201cTest of RAM-Based FPGA: Methodology and Application to the Interconnect,\u201d in 15th IEEE VLSI Test Symposium, Monterey, CA, USA, May 1997, pp. 230-237.","DOI":"10.1109\/VTEST.1997.600278"},{"key":"358720_CR6","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, \u201cSRAM-based FPGA: Testing the LUT\/RAM Modules,\u201d in IEEE International Test Conference, Washington, DC, USA, Oct. 18\u201323, 1998, pp. 1102-1111.","DOI":"10.1109\/TEST.1998.743311"},{"key":"358720_CR7","unstructured":"M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, \u201cMinimizing the number of Test Configurations for Different FPGA Families,\u201d in IEEE 8th Asian Test Symposium, Shangai, China, November 1999."},{"key":"358720_CR8","doi-asserted-by":"crossref","unstructured":"C. Stroud, P. Chen, S. Konala, and M. Abramovici, \u201cEvaluation of FPGA Ressources for Built-in Self Test of Programmable Logic Blocks,\u201d in Proc. of 4th ACM\/SIGDA Int. Symposium on FPGAs, 1996, pp. 107-113.","DOI":"10.1109\/FPGA.1996.242437"},{"key":"358720_CR9","doi-asserted-by":"crossref","unstructured":"C. Stroud, S. Wijesuraya, C. Hamilton, and M. Abramovici, \u201cBuilt-in Self Test of FPGA Interconnect,\u201d in International Test Conference, Washington, USA, Oct. 18\u201323, 1998, pp. 404-411.","DOI":"10.1109\/TEST.1998.743180"},{"volume-title":"Field-Programmable Gate Array Technology","year":"1994","key":"358720_CR10","unstructured":"S.M. Trimberger (ed), Field-Programmable Gate Array Technology, Norwell, MA: Kluwer Academic Publishers, 1994."},{"key":"358720_CR11","unstructured":"Xilinx, The Programmable Logic Data Book, San Jose, USA, 1994."},{"key":"358720_CR12","doi-asserted-by":"crossref","unstructured":"L. Zhao, D.M.H. Walker, and F. Lombardi, \u201cDetection of Bridging Faults in Logic Resources of Configurable FPGAs Using IDDQ,\u201d in International Test Conference, Washington, USA, Oct. 18\u201323, 1998, pp. 1037-1046.","DOI":"10.1109\/TEST.1998.743302"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1012219513510.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1012219513510\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1012219513510.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:10:16Z","timestamp":1749204616000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1012219513510"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,6]]},"references-count":12,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2001,6]]}},"alternative-id":["358720"],"URL":"https:\/\/doi.org\/10.1023\/a:1012219513510","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2001,6]]}}}