{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404550,"version":"3.41.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2001,6]]},"DOI":"10.1023\/a:1012227715327","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T12:42:15Z","timestamp":1040647335000},"page":"331-339","source":"Crossref","is-referenced-by-count":2,"title":["A Method for Trading off Test Time, Area and Fault Coverage in Datapath BIST Synthesis"],"prefix":"10.1007","volume":"17","author":[{"given":"D.","family":"Berthelot","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.L.","family":"Flottes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Rouzeyre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"358724_CR1","unstructured":"M.S. Abadir and M.A. Breuer, \u201cConstructing Optimal Test Schedules for VLSI Circuits having Built-in Test Hardware,\u201d in Proc. 15th Intl Fault Tolerant Computing Conf., 1985, pp. 165-170."},{"key":"358724_CR2","unstructured":"M. Abramocvici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, 1990."},{"key":"358724_CR3","doi-asserted-by":"crossref","unstructured":"L. Avra, \u201cAllocation and Assignment in High-Level Synthesis for Self-Testable Data Paths,\u201d in Proc. ITC, pp. 463-472, 1991.","DOI":"10.1109\/TEST.1991.519708"},{"key":"358724_CR4","doi-asserted-by":"crossref","unstructured":"A. Basu, T.C. Wilson, D.K. Banerji, and J.C. Majithia, \u201cAn Approach to Minimize Testability Overhead for BILBO based Built-In Self-Test,\u201d in Proc. Inter. Conf. on VLSI Design, 1992, pp. 354-355.","DOI":"10.1109\/ICVD.1992.658084"},{"key":"358724_CR5","first-page":"115","volume":"14","author":"D. Berthelot","year":"1999","unstructured":"D. Berthelot, M.L. Flottes, and B. Rouzeyre, \u201cBISTing Datapaths Under Heterogeneous Test Schemes,\u201d JETTA, Vol. 14, pp. 115-123, 1999.","journal-title":"JETTA"},{"key":"358724_CR6","unstructured":"D. Berthelot, M.L. Flottes, and B. Rouzeyre, \u201cA Two Steps RT Datapath BISTing Method\u201d, in Proc. 14th Conf. on Design of Circuits and Integrated Systems, Nov. 16\u201319, 1999, pp. 671-676."},{"key":"358724_CR7","doi-asserted-by":"crossref","unstructured":"D. Berthelot, M.L. Flottes, and B. Rouzeyre, \u201cBISTing Data Paths at Behavioral Level,\u201d in Proc. ITC, 2000, pp. 672-680.","DOI":"10.1109\/TEST.2000.894262"},{"key":"358724_CR8","doi-asserted-by":"crossref","unstructured":"P.R. Chalasani et al., \u201cDesign of Testable VLSI Circuits with Minimum Area Overhead,\u201d IEEE Trans. on Computers, Vol. 38,No. 10, Oct. 1989.","DOI":"10.1109\/12.35841"},{"key":"358724_CR9","doi-asserted-by":"crossref","unstructured":"D. Gizopoulos, A. Paschalis, and Y. Zorian, \u201cAn Effective BIST Scheme for Datapaths,\u201d in Proc. ITC, 1996, pp. 76-85.","DOI":"10.1109\/TEST.1996.556947"},{"key":"358724_CR10","doi-asserted-by":"crossref","unstructured":"H. Harmanani, C. Papachristou, S. Chiu, and M. Nourani, \u201cSYNTEST: An Environment for System-Level Design for Test,\u201d in Proc. EDAC, 1992, pp. 402-407.","DOI":"10.1109\/EURDAC.1992.246212"},{"key":"358724_CR11","doi-asserted-by":"crossref","unstructured":"I.G. Harris and A. Orailoglu, \u201cMicro-Architectural Synthesis of VLSI Designs with High Test Concurrency,\u201d in Proc. 31st DAC, 1994, pp. 206-211.","DOI":"10.1145\/196244.196353"},{"key":"358724_CR12","unstructured":"C.L. Hudson and G.D. Peterson, \u201cParallel Self-Test with Pseudo-Random Test Patterns,\u201d in Proc. ITC, pp. 954-963, 1987."},{"key":"358724_CR13","unstructured":"A. Krasniewski and A. Albicki, \u201cAutomatic Design of Exhaustively Self-Testing Chips with BILBO Operators,\u201d in Proc. ITC, pp. 362-371, 1985."},{"key":"358724_CR14","first-page":"7189","volume":"4","author":"S.-P. Lin","year":"1993","unstructured":"S.-P. Lin, C.A. Njinda, and M. A. Breuer, \u201cGenerating a Family of Testable Designs Using the BILBO Methodology,\u201d JETTA, Vol. 4, pp. 7189, 1993.","journal-title":"JETTA"},{"key":"358724_CR15","first-page":"167","volume":"13","author":"C. A. Papachristou","year":"1998","unstructured":"C. A. Papachristou, M. Baklashov, and K. Lai, \u201cHigh Level Test Synthesis for Behavioral and Structural Design,\u201d JETTA, Vol. 13, pp. 167-188, 1998.","journal-title":"JETTA"},{"key":"358724_CR16","doi-asserted-by":"crossref","unstructured":"I. Parulkar, S. K. Gupta, and M. A. Breuer, \u201cIntroducing Redundant Computations in a Behavior for Reducing BIST Resources,\u201d in Proc. DAC, 1998, pp. 548-553.","DOI":"10.1145\/277044.277191"},{"key":"358724_CR17","first-page":"149","volume":"13","author":"I. Parulkar","year":"1998","unstructured":"I. Parulkar, S.K. Gupta, and M.A. Breuer, \u201cAllocation Techniques for Reducing BIST Area Overhead of Data Paths,\u201d JEITA, Vol. 13, pp. 149-166, 1998.","journal-title":"JEITA"},{"issue":"6","key":"358724_CR18","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/43.703833","volume":"7","author":"A.P. Stroele","year":"1998","unstructured":"A.P. Stroele and H.-J. Wunderlich, \u201cHardware-Optimal Test Register Insertion,\u201d IEEE Trans. on CAD, Vol. 7,No. 6, pp. 531-539, June 1998.","journal-title":"IEEE Trans. on CAD"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1012227715327.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1012227715327\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1012227715327.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:12:16Z","timestamp":1749204736000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1012227715327"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,6]]},"references-count":18,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2001,6]]}},"alternative-id":["358724"],"URL":"https:\/\/doi.org\/10.1023\/a:1012227715327","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2001,6]]}}}