{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T13:51:15Z","timestamp":1761486675337,"version":"3.41.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2001,6]]},"DOI":"10.1023\/a:1012259227622","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T12:42:15Z","timestamp":1040647335000},"page":"233-241","source":"Crossref","is-referenced-by-count":16,"title":["Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences"],"prefix":"10.1007","volume":"17","author":[{"given":"A.","family":"Virazel","sequence":"first","affiliation":[]},{"given":"R.","family":"David","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"358715_CR1","unstructured":"J.A. Abraham and H. Shih, \u201cTesting of MOS VLSI Circuits,\u201d in IEEE Int. Symp. on Circuits and Systems, 1985, pp. 1297-1300."},{"key":"358715_CR2","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryant, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d in IEEE Int. Symp. on Circuits and Systems, 1989, pp. 1929-1934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"358715_CR3","doi-asserted-by":"crossref","unstructured":"K.T. Cheng and H.C. Chen, \u201cDelay Testing for Non-Robust Untestable Circuits,\u201d in IEEE Int. Test Conf., 1993, pp. 954-961.","DOI":"10.1109\/TEST.1993.470604"},{"key":"358715_CR4","unstructured":"G.L. Craig and C.R. Kime, \u201cPseudo-Exhaustive Adjacency Testing: A BIST Approach for Stuck-Open Faults,\u201d in Proc. of Int. Test Conf., 1985, pp. 126-137."},{"key":"358715_CR5","doi-asserted-by":"crossref","unstructured":"S. Crepaux-Motte, M. Jacomino, and R. David, \u201cAn Algebraic Method for Delay Fault Testing,\u201d in IEEE VLSI Test Symposium, 1996, pp. 308-315.","DOI":"10.1109\/VTEST.1996.510873"},{"key":"358715_CR6","volume-title":"Random Testing of Digital Circuits: Theory and Applications","author":"R. David","year":"1998","unstructured":"R. David, Random Testing of Digital Circuits: Theory and Applications, New York: Marcel Dekker, Inc., 1998."},{"key":"358715_CR7","unstructured":"R. David, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel, \u201cOn Hardware Generation of Random Single Input Change Test Sequences,\u201d in preparation."},{"key":"358715_CR8","doi-asserted-by":"crossref","unstructured":"P. Girard, C. Landrault, V. Moreda, and S. Pravossoudovitch, \u201cAn Optimized BIST Test Pattern Generator for Delay Testing,\u201d in IEEE VLSI Test Symposium, 1997, pp. 94-99.","DOI":"10.1109\/VTEST.1997.599448"},{"key":"358715_CR9","doi-asserted-by":"crossref","unstructured":"P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel, \u201cComparison Between Random and Pseudo-Random Generation for BIST of Delay, Stuck-at and Bridging Faults,\u201d in IEEE Int. On-Line Testing Workshop, 2000, pp. 121-126.","DOI":"10.1109\/OLT.2000.856623"},{"key":"358715_CR10","doi-asserted-by":"crossref","unstructured":"C.T. Glover and M.R. Mercer, \u201cA Deterministic Approach to Adjacency Testing for Delay Faults,\u201d in IEEE Design Automation Conf., 1989, pp. 351-356.","DOI":"10.1145\/74382.74441"},{"key":"358715_CR11","doi-asserted-by":"crossref","unstructured":"G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassad, A. Hassan, and J. Rajski, \u201cLogic BIST for Large Industrial Designs: Real Issues and Case Studies,\u201d in IEEE Int. Test Conf., 1999, pp. 358-367.","DOI":"10.1109\/TEST.1999.805650"},{"key":"358715_CR12","unstructured":"S. Koeppe, \u201cModeling and Simulation of Delay Faults in CMOS Logic Circuits,\u201d in IEEE Int. Test Conf., 1986, pp. 530-536."},{"issue":"1","key":"358715_CR13","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/43.363125","volume":"14","author":"W.K. Lam","year":"1995","unstructured":"W.K. Lam, A. Saldanha, R.K. Brayton, and A.L. Sangiovanni-Vicentelli, \u201cDelay Fault Coverage, Test Set Size, and Performance Trade-Offs,\u201d IEEE Trans. on CAD, Vol. 14,No. 1, pp. 32-44, January 1995.","journal-title":"IEEE Trans. on CAD"},{"key":"358715_CR14","doi-asserted-by":"crossref","unstructured":"A.K. Majhi and V.D. Agrawal, \u201cTutorial: Delay Fault Models and Coverage,\u201d Proc. 11th International Conf. VLSI Design, 1998, pp. 364-369.","DOI":"10.1109\/ICVD.1998.646634"},{"key":"358715_CR15","doi-asserted-by":"crossref","unstructured":"A.K. Pramanick and S.M. Reddy, \u201cOn Multiple Path Propagating Tests for Path Delay Faults,\u201d in IEEE Int. Test Conf., 1991, pp. 393-402.","DOI":"10.1109\/TEST.1991.519699"},{"key":"358715_CR16","doi-asserted-by":"crossref","unstructured":"M. Sivaraman and A.J. Strojwas, \u201cDiagnosis of Parametric Path Delay Faults,\u201d in IEEE Int. Conf. on VLSI Design, 1996, pp. 412-417.","DOI":"10.1109\/ICVD.1996.489644"},{"key":"358715_CR17","unstructured":"G.L. Smith, \u201cModel for Delay Faults Based upon Paths,\u201d in IEEE Int. Test Conf., 1985, pp. 342-349."},{"key":"358715_CR18","unstructured":"TestGen, version Tg3.0.2 User Guide, Synopsys Inc., 1999."},{"key":"358715_CR19","doi-asserted-by":"crossref","unstructured":"W. Wang and S.K. Gupta, \u201cWeighted Random Robust Path Delay Testing of Synthesized Multilevel Circuits,\u201d in IEEE VLSI Test Symposium, 1994, pp. 291-297.","DOI":"10.1109\/VTEST.1994.292298"},{"key":"358715_CR20","unstructured":"H.J. Wunderlich and Y. Zorian, Built-In Self Test (BIST): Synthesis of Self-Testable Systems, Kluwer Academic Publishers, 1997."},{"issue":"7","key":"358715_CR21","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/6.774966","volume":"36","author":"Y. Zorian","year":"1999","unstructured":"Y. Zorian, \u201cTesting the Monster Chip,\u201d IEEE Spectrum, Vol. 36,No. 7, pp. 54-60, 1999.","journal-title":"IEEE Spectrum"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1012259227622.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1012259227622\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1012259227622.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:20:23Z","timestamp":1749205223000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1012259227622"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,6]]},"references-count":21,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2001,6]]}},"alternative-id":["358715"],"URL":"https:\/\/doi.org\/10.1023\/a:1012259227622","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2001,6]]}}}