{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:04Z","timestamp":1749206404676,"version":"3.41.0"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2001,6]]},"DOI":"10.1023\/a:1012283800306","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T12:42:15Z","timestamp":1040647335000},"page":"351-362","source":"Crossref","is-referenced-by-count":4,"title":["Application of Deterministic Logic BIST on Industrial Circuits"],"prefix":"10.1007","volume":"17","author":[{"given":"Gundolf","family":"Kiefer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harald","family":"Vranken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Jan Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"358727_CR1","unstructured":"S.B. Akers, \u201cOn the Use of Linear Sums in Exhaustive Testing,\u201d in Proceedings International Symposium on Fault-Tolerant Computing, IEEE, 1985, pp. 148-153."},{"issue":"1","key":"358727_CR2","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1007\/BF00134016","volume":"1","author":"P.H. Bardell","year":"1990","unstructured":"P.H. Bardell, \u201cDesign Considerations for Parallel Pseudorandom Pattern Generators,\u201d Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 1,No. 1, pp. 73-87, 1990.","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"358727_CR3","doi-asserted-by":"crossref","unstructured":"P.H. Bardell, \u201cCalculating the Effects of Linear Dependencies in m-Sequences Used as Test Stimuli,\u201d IEEE Transactions on CAD, pp. 83-86, Jan. 1992.","DOI":"10.1109\/43.108621"},{"key":"358727_CR4","unstructured":"P.H. Bardell and W.H. McAnney, \u201cParallel Pseudo-random Sequences for Built-in Test,\u201d in Proceedings International Test Conference, IEEE, 1984, pp. 302-308."},{"issue":"7","key":"358727_CR5","doi-asserted-by":"crossref","first-page":"653","DOI":"10.1109\/TC.1986.1676810","volume":"C-35","author":"P.H. Bardell","year":"1986","unstructured":"P.H. Bardell and W.H. McAnney, \u201cPseudo-random Arrays for Built-in Tests,\u201d IEEE Transactions on Computers, Vol. C-35,No. 7, pp. 653-658, 1986.","journal-title":"IEEE Transactions on Computers"},{"key":"358727_CR6","volume-title":"Built-in Test for VLSI","author":"P. Bardell","year":"1987","unstructured":"P. Bardell, W.H. McAnney, and J. Savir, Built-in Test for VLSI, New York: Wiley-Interscience, 1987."},{"key":"358727_CR7","doi-asserted-by":"crossref","unstructured":"R.W. Bassett, B.J. Butkus, S.L. Dingle, M.R. Faucher, P.S. Gillis, J.H. Panner, J.G. Petrovik, and D.L. Weather, \u201cLow Cost Testing of High Density Logic Components,\u201d in Proceedings International Test Conference, IEEE, 1989, pp. 550-557.","DOI":"10.1109\/TEST.1989.82339"},{"key":"358727_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"R.K. Brayton","year":"1984","unstructured":"R.K. Brayton, G.D. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Boston: Kluwer Academic Publishers, 1984."},{"key":"358727_CR9","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan and K. Komzminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d in Proceedings International Symposium on Circuits and Systems, IEEE, 1989, pp. 1929-1934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"358727_CR10","unstructured":"F. Brglez and H. Fujiwara, \u201cA Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran,\u201d in Proceedings International Symposium On Circuits and Systems, IEEE, 1985, pp. 663-698."},{"key":"358727_CR11","doi-asserted-by":"crossref","unstructured":"F. Brglez, C. Gloster, and G. Kedem, \u201cHardware-Based Weighted Random Pattern Generation for Boundary-Scan,\u201d in Proceedings International Test Conference, IEEE, 1989, pp. 264-274.","DOI":"10.1109\/TEST.1989.82307"},{"key":"358727_CR12","doi-asserted-by":"crossref","unstructured":"J.P. Hayes and A.D. Friedman, \u201cTest Point Placement to Simplify Fault Detection,\u201d IEEE Transactions on Computers, Vol. C-33, pp. 727-735, July 1974.","DOI":"10.1109\/T-C.1974.224021"},{"key":"358727_CR13","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, B. Reeb, S. Tarnick, and H.-J. Wunderlich, \u201cPattern Generation for a Deterministic BIST Scheme,\u201d in Proceedings International Conference on Computer-Aided Design, IEEE, 1995, pp. 88-94.","DOI":"10.1109\/ICCAD.1995.479997"},{"key":"358727_CR14","doi-asserted-by":"crossref","unstructured":"S. Hellebrand, H.-J. Wunderlich, and O.F. Haberl, \u201cGenerating Pseudo-Exhaustive Vectors for External Testing,\u201d in Proceedings International Test Conference, IEEE, 1990, pp. 670-679.","DOI":"10.1109\/TEST.1990.114082"},{"key":"358727_CR15","doi-asserted-by":"crossref","unstructured":"G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, \u201cLogic BIST for Large Industrial Designs: Real Issues and Case Studies,\u201d in Proceedings International Test Conference, IEEE, 1999, pp. 358-367.","DOI":"10.1109\/TEST.1999.805650"},{"key":"358727_CR16","doi-asserted-by":"crossref","unstructured":"G. Kiefer and H.-J. Wunderlich, \u201cUsing BIST Control for Pattern Generation,\u201d in Proceedings International Test Conference, IEEE, 1997, pp. 347-355.","DOI":"10.1109\/TEST.1997.639636"},{"key":"358727_CR17","doi-asserted-by":"crossref","unstructured":"G. Kiefer and H.-J. Wunderlich, \u201cDeterministic BIST with Multiple Scan Chains,\u201d in Proceedings International Test Conference, IEEE, 1998, pp. 1057-1064.","DOI":"10.1109\/TEST.1998.743304"},{"key":"358727_CR18","doi-asserted-by":"crossref","unstructured":"G. Kiefer and H.-J. Wunderlich, \u201cDeterministic BIST with Partial Scan,\u201d in Proceedings European Test Workshop, IEEE, 1999, pp. 110-116.","DOI":"10.1109\/ETW.1999.804415"},{"key":"358727_CR19","unstructured":"S. Mukherji, L. Nguyen, D. Burek, and S. Baird, \u201cIP\/VC-Based Test Methodology (Part-1): A Case Study,\u201d Digest of Papers International Workshop on Testing Embedded Core-Based Systems, IEEE, paper 1.2, pp. 1.9, 1998."},{"issue":"1","key":"358727_CR20","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/54.262318","volume":"11","author":"B. Nadeau-Dostie","year":"1994","unstructured":"B. Nadeau-Dostie, D. Burek, and A. Hassan, \u201cScan-BIST: A Multifrequency Scan-Based BIST Method,\u201d IEEE Design & Test of Computers, Vol. 11,No. 1, pp. 7-17, 1994.","journal-title":"IEEE Design & Test of Computers"},{"key":"358727_CR21","doi-asserted-by":"crossref","unstructured":"J. Rajski, N. Tamarapalli, and J. Tyszer, \u201cAutomated Synthesis of Large Phase Shifters for Built-In Self-Test,\u201d in Proceedings International Test Conference, IEEE, 1998, pp. 1047-1056.","DOI":"10.1109\/TEST.1998.743303"},{"key":"358727_CR22","unstructured":"B.H. Seiss, P.M. Trousborst, and M.H. Schulz, \u201cTest Point Insertion for Scan-Based BIST,\u201d in Proceedings European Test Conference, IEEE, 1991, pp. 253-262."},{"key":"358727_CR23","unstructured":"Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS), 1999 edition."},{"issue":"7","key":"358727_CR24","doi-asserted-by":"crossref","first-page":"1056","DOI":"10.1109\/4.92026","volume":"26","author":"A. Str\u00f6le","year":"1991","unstructured":"A. Str\u00f6le and H.-J. Wunderlich, \u201cTESTCHIP: A Chip for Weighted Random Pattern Generation, Evaluation, and Test Control,\u201d IEEE Journal of Solid State Circuits, Vol. 26,No. 7, pp. 1056-1063, 1991.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"358727_CR25","doi-asserted-by":"crossref","unstructured":"N. Tamarapalli and J. Rajski, \u201cConstructive Multi-Phase Test Point Insertion for Scan-Based BIST,\u201d in Proceedings International Test Conference, IEEE, 1996, pp. 649-658.","DOI":"10.1109\/TEST.1996.557122"},{"key":"358727_CR26","doi-asserted-by":"crossref","unstructured":"N.A. Touba and E.J. McCluskey, \u201cAltering a Pseudo-Random Bit Sequence for Scan-Based BIST,\u201d in Proceedings International Test Conference, IEEE, 1996, pp. 167-175.","DOI":"10.1109\/TEST.1996.556959"},{"issue":"2","key":"358727_CR27","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1147\/rd.332.0149","volume":"33","author":"J.A. Waicukauski","year":"1989","unstructured":"J.A. Waicukauski, E. Lindbloom, E.B. Eichelberger, and O.P. Forlenza, \u201cA Method for Generating Weighted Random Test Patterns,\u201d IBM Journal on Research and Development, Vol. 33,No. 2, pp. 149-161, March 1989.","journal-title":"IBM Journal on Research and Development"},{"key":"358727_CR28","unstructured":"H.-J. Wunderlich, \u201cSelf Test Using Unequiprobable Random Patterns,\u201d in Proceedings 17th International Symposium on Fault-Tolerant Computing, IEEE, 1987, pp. 258-263."},{"key":"358727_CR29","doi-asserted-by":"crossref","unstructured":"H.-J. Wunderlich and G. Kiefer, \u201cBit-Flipping BIST,\u201d in Proceedings International Conference on Computer-Aided Design, IEEE, 1996, pp. 337-343.","DOI":"10.1109\/ICCAD.1996.569803"},{"key":"358727_CR30","doi-asserted-by":"crossref","unstructured":"Y. Zorian, \u201cTesting the Monster Chip,\u201d IEEE Spectrum, pp. 54-60, July 1999.","DOI":"10.1109\/6.774966"},{"key":"358727_CR31","first-page":"130","volume-title":"Proceedings International Test Conference","author":"Y. Zorian","year":"1998","unstructured":"Y. Zorian, E.J. Marinissen, and S. Dey, \u201cTesting Embedded-Core Based System Chips,\u201d in Proceedings International Test Conference, IEEE, Washington, D.C, Oct. 1998, pp. 130-143."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1012283800306.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1012283800306\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1012283800306.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:13:48Z","timestamp":1749204828000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1012283800306"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,6]]},"references-count":31,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2001,6]]}},"alternative-id":["358727"],"URL":"https:\/\/doi.org\/10.1023\/a:1012283800306","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2001,6]]}}}