{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T01:22:50Z","timestamp":1755220970395,"version":"3.43.0"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2002,2,1]],"date-time":"2002-02-01T00:00:00Z","timestamp":1012521600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,2,1]],"date-time":"2002-02-01T00:00:00Z","timestamp":1012521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Journal of Supercomputing"],"published-print":{"date-parts":[[2002,2]]},"DOI":"10.1023\/a:1013623303037","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T17:11:47Z","timestamp":1040663507000},"page":"117-130","source":"Crossref","is-referenced-by-count":50,"title":["Mapping a Single Assignment Programming Language to Reconfigurable Systems"],"prefix":"10.1007","volume":"21","author":[{"given":"W.","family":"B\u00f6hm","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Hammes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Draper","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Chawathe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Rinker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Najjar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"392092_CR1","unstructured":"A. Agarwal, S. Amarasinghe, R. Barua, M. Frank, W. Lee, V. Sarkar, M. Srikrishna, and D. Taylor. The RAW compiler project. In Proceedings of the Second SUIF Compiler Workshop, 1997."},{"key":"392092_CR2","volume-title":"STARFIRE Reference Manual","author":"Annapolis Micro Systems.","year":"1999","unstructured":"Annapolis Micro Systems. STARFIRE Reference Manual. Annapolis Micro Systems, Inc., Annapolis, MD, 1999. Available at www.annapmicro.com."},{"key":"392092_CR3","first-page":"156","volume-title":"Field-Programming Logic Architecture, Synthesis, and Applications","author":"P. M. Athanas","year":"1994","unstructured":"P. M. Athanas and A. L. Abbott. Processing images in real time on a custom computing platform. In R. W. Hartenstein and M. Z. Servit, eds., Field-Programming Logic Architecture, Synthesis, and Applications, pp. 156-167. Springer-Verlag, Berlin, 1994."},{"key":"392092_CR4","unstructured":"P. Banerjee, N. Shenoy, A. Choudary, S. Hauck, and M. Halder. A MATLAB compiler for distributed heterogeneous, reconfigurable computing systems. In The 8th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2000."},{"key":"392092_CR5","unstructured":"P. Banerjee, N. Shenoy, A. Choudhary, S. Hauck, C. Bachmann, N. Chang, M. Haldar, P. Joisha, A. Jones, A. Kanhare, A. Nayak, S. Periyacheri, and M. Walkden. MATCH: A MATLAB compiler for configurable computing systems. Technical report CPDC-TR-9908-013. Center for Parallel and distributed Computing, Northwestern University, 1999."},{"key":"392092_CR6","unstructured":"A. Benedetti and P. Perona. Real-times 2-D feature detection on a recon gurable computer. In IEEE Conference on Computer Vision and Pattern Recognition, Santa Barbara, CA, 1998."},{"key":"392092_CR7","volume-title":"International Conference on Vision Systems","author":"D. Benitez","year":"1999","unstructured":"D. Benitez and J. Cabrera. Reactive computer vision system with reconfigurable architecture. In International Conference on Vision Systems, Las Palmas de Gran Canaria, Spain, 1999."},{"key":"392092_CR8","volume-title":"Splash 2: FPGAs in a Custom Computing Machine","author":"D. Buell","year":"1996","unstructured":"D. Buell, J. Arnold, and W. Kleinfelder. Splash 2: FPGAs in a Custom Computing Machine. IEEE CS Press, Los Alamitos, CA, 1996."},{"key":"392092_CR9","unstructured":"J. Eldredge and B. Hutchings. RRANN: A hardware implementation of the backpropagation algorithm using recon gurable FPGAs. In IEEE International Conference on Neural Networks, Orlando, FL, 1994."},{"key":"392092_CR10","unstructured":"M. Gokhale, J. M. Strone, J. Arnold, and M. Kalinowski. Stream oriented FPGA computing in streams-C. In The 8th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2000."},{"key":"392092_CR11","unstructured":"S. C. Goldstein and M. Budiu. The DIL Language and Compiler Manual. Carnegie Mellon University. Available at www.ece.cmu.edu\/research\/piperench\/dil.ps."},{"key":"392092_CR12","unstructured":"S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer. PipeRench: A coprocessor for streaming multimedia acceleration. In Proceedings of the International Symposium on Computer Architecture (ISCA '99), 1999. Available at www.cs.cmu.edu\/\u223cmihaib\/research\/isca99.ps.gz."},{"key":"392092_CR13","volume-title":"Proceedings of the 6th Recon gurable Architectures Workshop (RAW '99)","author":"M. Hall","year":"1999","unstructured":"M. Hall, P. Diniz, K. Bondalapati, H. Ziegler, P. Duncan, R. Jain, and J. Granacki. DEFACTO: A design environment for adaptive computing technology. In Proceedings of the 6th Recon gurable Architectures Workshop (RAW '99), Springer-Verlag, Berlin, 1999."},{"key":"392092_CR14","unstructured":"J. Hammes and W. B\u00f6hm. The SA-C language\u2014version 1.0. 1999. Available at www.cs.colostate.edu\/cameron."},{"key":"392092_CR15","unstructured":"J. Hammes, R. Rinker, W. B\u00f6ohm, and W. Najjar. Cameron: High level language compilation for reconfigurable systems. In PACT '99, 1999."},{"key":"392092_CR16","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, J. Becker, R. Kress, H. Reinig, and K. Schmidt. A reconfigurable machine for applications in image and video compression. In Conference on Compression Technologies and Standards for Image and Video Compression, Amsterdam, Holland, 1995.","DOI":"10.1117\/12.201186"},{"key":"392092_CR17","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1109\/FPGA.1993.279464","volume-title":"IEEE Workshop on FPGAs for Custom Computing Machines","author":"D. Hoang","year":"1993","unstructured":"D. Hoang. Searching genetic databases on Splash 2. In IEEE Workshop on FPGAs for Custom Computing Machines, pp. 185-192. CS Press, Los Alamitos, CA, 1993."},{"key":"392092_CR18","unstructured":"IMEC. Ocapi overview, 2000."},{"key":"392092_CR19","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/83.287018","volume":"3","author":"K. Konstantinides","year":"1994","unstructured":"K. Konstantinides and J. Rasure. The Khoros software development environment for image and signal processing. IEEE Transactions on Image Processing, 3: 243-252, 1994.","journal-title":"IEEE Transactions on Image Processing"},{"key":"392092_CR20","doi-asserted-by":"crossref","unstructured":"S. Kumar. A benchmark suite for evaluating con gurable computing systems-status, reflections, and future directions. In FPGA2000 Eighth International Symposium on FPGAs, Feb. 10\u201312. Monterey, CA, 2000.","DOI":"10.1145\/329166.329193"},{"key":"392092_CR21","doi-asserted-by":"crossref","unstructured":"Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood. Hardware-software co-design of embedded recon gurable architectures. In Proceedings of the 37th Design Automation Conference, 1999.","DOI":"10.1145\/337292.337559"},{"key":"392092_CR22","doi-asserted-by":"crossref","unstructured":"G. Lu, H. Singh, M. Lee, N. Bagherzadeh, and F. Kurhadi. The morphosis parallel reconfigurable system. In Proceedings of EuroPar 99, 1999.","DOI":"10.1007\/3-540-48311-X_102"},{"key":"392092_CR23","unstructured":"S. Natarajan, B. Levine, C. Tan, D. Newport, and D. Bouldin. Automatic mapping of Khoros-based applications to adaptive computing systems. Technical report, University of Tennessee, 1999."},{"key":"392092_CR24","unstructured":"Oxford Hardware Compiler Group. The Handel language. Technical report, Oxford University, 1997."},{"key":"392092_CR25","unstructured":"S. Periyayacheri, A. Nayak, A. Jones, N. Shenoy, A. Choudhary, and P. Banerjee. Library functions in recon gurable hardware for matrix and signal processing operations in MATLAB. In Proceedings of the 11th IASTED Parallel and Distributed Computing and Systems Conference (PDCS '99), 1999."},{"key":"392092_CR26","volume-title":"VHDL","author":"D. Perry","year":"1993","unstructured":"D. Perry. VHDL. McGraw-Hill, New York, 1993."},{"key":"392092_CR27","volume-title":"Picture Processing and Psychopictorics","author":"J. M. S. Prewitt","year":"1970","unstructured":"J. M. S. Prewitt. Object enhancement and extraction. In B. S. Lipkin and A. Rosenfeld, eds., Picture Processing and Psychopictorics. Academic Press, New York, 1970."},{"key":"392092_CR28","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1109\/FPGA.1993.279466","volume-title":"IEEE Workshop on FPGAs for Custom Computing Machines","author":"D. V. Pryor","year":"1993","unstructured":"D. V. Pryor, M. R. Thistle, and N. Shirazi. Text searching on Splash 2. In IEEE Workshop on FPGAs for Custom Computing Machines, pp. 172-178. CS Press, Los Alamitos, CA, 1993."},{"key":"392092_CR29","unstructured":"S. Raney, A. Nowicki, J. Record, and M. Justice. ARAGTAP ATR system overview. In Theater Missile Defense 1993 National Fire Control Symposium. Boulder, CO, 1993."},{"key":"392092_CR30","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/FPGA.1995.477427","volume-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines","author":"N. K. Ratha","year":"1995","unstructured":"N. K. Ratha, D. T. Jain, and D. T. Rover. Convolution on Splash 2. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 204-213. CS Press, Loa Alamitos, CA, 1995."},{"key":"392092_CR31","unstructured":"N. K. Ratha, D. T. Jain, and D. T. Rover. Fingerprint matching on Splash 2. In Splash 2: FPGAs in a Custom Computing Machine, pp. 117-140. IEEE CS Press, 1996."},{"key":"392092_CR32","unstructured":"B. Schott, S. Crago, C. C., J. Czarnaski, M. French, I. Hom, T. Tho, and T. Valenti. Recongurable architectures for systems level applications of adaptive computing, 1997. Available at http:\/\/www.east.isi.edu\/SLAAC\/."},{"key":"392092_CR33","unstructured":"SystemC. SystemC Homepage. 2000."},{"key":"392092_CR34","volume-title":"Introductory Techniques for 3-D Computer Vision","author":"E. Trucco","year":"1998","unstructured":"E. Trucco and A. Verri. Introductory Techniques for 3-D Computer Vision. Prentice Hall, Englewood Cliffs, NJ, 1998."},{"key":"392092_CR35","doi-asserted-by":"crossref","unstructured":"E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Baring it all to software: RAW machines. Computer, 1997.","DOI":"10.1109\/2.612254"},{"key":"392092_CR36","volume-title":"High Performance Compilers for Parallel Computing","author":"M. Wolfe","year":"1996","unstructured":"M. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, Reading, MA, 1996."},{"key":"392092_CR37","unstructured":"J. Woodfill and B. V. Herzen. Real-time stereo vision on the PARTS recongurable computer. In IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, 1997."},{"key":"392092_CR38","volume-title":"The Programmable Logic Databook","author":"Xilinx Incorporated.","year":"1998","unstructured":"Xilinx Incorporated. The Programmable Logic Databook. Xilinx, Inc., San Jose, CA, 1998. Available at www.xilinx.com."},{"key":"392092_CR39","volume-title":"Virtex 2.5V Field Programmable Gate Arrays: Preliminary Product Description","author":"Xilinx Incorporated.","year":"1999","unstructured":"Xilinx Incorporated. Virtex 2.5V Field Programmable Gate Arrays: Preliminary Product Description. Xilinx, Inc., San Jose, CA, 1999. Available at www.xilinx.com."}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1013623303037.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1013623303037\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1013623303037.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T05:21:44Z","timestamp":1754630504000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1013623303037"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,2]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2002,2]]}},"alternative-id":["392092"],"URL":"https:\/\/doi.org\/10.1023\/a:1013623303037","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2002,2]]}}}