{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:04:02Z","timestamp":1749269042225,"version":"3.41.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2002,2,1]],"date-time":"2002-02-01T00:00:00Z","timestamp":1012521600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,2,1]],"date-time":"2002-02-01T00:00:00Z","timestamp":1012521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,2]]},"DOI":"10.1023\/a:1013732107714","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T22:20:10Z","timestamp":1040682010000},"page":"73-88","source":"Crossref","is-referenced-by-count":2,"title":["TA-PSV\u2014Timing Analysis for Partially Specified Vectors"],"prefix":"10.1007","volume":"18","author":[{"given":"Liang-Chi","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandeep K.","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Melvin A.","family":"Breuer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"389109_CR1","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1995","unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Piscataway, NJ: IEEE Press, 1995."},{"key":"389109_CR2","doi-asserted-by":"crossref","unstructured":"V. Chandramouli and K.A. Sakallah, \u201cModeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time,\u201d in Proc. of ACMDesign Automation Conf., 1996, pp. 617\u2013622.","DOI":"10.1109\/DAC.1996.545649"},{"key":"389109_CR3","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1109\/43.759070","volume":"18","author":"A. Chatzigeorgiou","year":"1999","unstructured":"A. Chatzigeorgiou, S. Nikolaidis, and I. Tsoukalas, \u201cA Modeling Technique for CMOS Gates,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, pp. 557\u2013575, May 1999.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"389109_CR4","unstructured":"L.C. Chen, S.K. Gupta, and M.A. Breuer, \u201cIncremental Timing Analysis\u2014Intuition and Implementation,\u201d in SRC TECHCON 2000, September 2000."},{"key":"389109_CR5","unstructured":"L.C. Chen, S.K. Gupta, and M.A. Breuer, \u201cA New Framework for Static Timing Analysis, Incremental Timing Analysis, and Timing Simulation,\u201d in Proc. of IEEE Asian Test Symp., 2000, pp. 102\u2013107."},{"key":"389109_CR6","doi-asserted-by":"crossref","unstructured":"L.C. Chen, S.K. Gupta, and M.A. Breuer, \u201cA New Gate Delay Model for Simultaneous Switching and Its Applications,\u201d in Proc. of ACM Design Automation Conf., 2001, pp. 289\u2013294.","DOI":"10.1145\/378239.378488"},{"key":"389109_CR7","unstructured":"W.Y. Chen, \u201cTest Generation for Crosstalk Noise in VLSI Circuits,\u201d Ph.D. Dissertation, University of Southern California, EE-System Dept., 2000."},{"key":"389109_CR8","unstructured":"W.Y. Chen, S.K. Gupta, and M.A. Breuer, \u201cAnalytic Models for Crosstalk Delay and Pulse Analysis under Non-ideal Inputs,\u201d in Proc. of IEEE Int'l Test Conf., 1997, pp. 809\u2013818."},{"key":"389109_CR9","unstructured":"W.Y. Chen, S.K. Gupta, and M.A. Breuer, \u201cTest Generation in VLSI Circuits for Crosstalk Noise,\u201d in Proc. of IEEE Int'l Test Conf., 1998, pp. 641\u2013650."},{"key":"389109_CR10","unstructured":"W.Y. Chen, S.K. Gupta, and M.A. Breuer, \u201cTest Generation for Crosstalk-induced Delay in Integrated Circuits,\u201d in Proc. of IEEE Int'l Test Conf., 1999, pp. 191\u2013200."},{"key":"389109_CR11","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","volume":"30","author":"P. Goel","year":"1981","unstructured":"P. Goel, \u201cAn Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits,\u201d IEEE Trans. Computers, vol. 30, pp. 215\u2013222, March 1981.","journal-title":"IEEE Trans. Computers"},{"key":"389109_CR12","doi-asserted-by":"crossref","unstructured":"R.B. Hitchcock, \u201cTiming Verification and Timing Analysis Program,\u201d in Proc. of ACM Design Automation Conf., 1982, pp. 594\u2013604.","DOI":"10.1109\/DAC.1982.1585558"},{"key":"389109_CR13","unstructured":"IEEE DASC Standard Delay Format (SDF)\u2014web page http:\/\/ vhdl.org\/vi\/sdf\/."},{"key":"389109_CR14","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/43.35557","volume":"8","author":"Y.H. Jun","year":"1989","unstructured":"Y.H. Jun, K. Jun, and S.B. Park, \u201cAn Accurate and Efficient Delay Time Modeling for MOS Logic Circuits Using Polynomial Approximation,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 8, pp. 1027\u20131032, September 1989.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"389109_CR15","doi-asserted-by":"crossref","first-page":"1271","DOI":"10.1109\/43.317470","volume":"13","author":"A. Nabavi-Lishi","year":"1994","unstructured":"A. Nabavi-Lishi and N.C. Rumin, \u201cInverter Models of CMOS Gates for Supply Current and Delay Evaluation,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, pp. 1271\u20131279, October 1994.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"389109_CR16","unstructured":"L.W. Nagel, \u201cSPICE2, A Computer Program to Simulate Semiconductor Circuits,\u201d Memo UCB\/ERL M520, University of California, Berkeley, May 1975."},{"key":"389109_CR17","doi-asserted-by":"crossref","first-page":"1387","DOI":"10.1109\/43.240086","volume":"12","author":"Y.H. Shih","year":"1993","unstructured":"Y.H. Shih, Y. Leblebici, and S.M. Kang, \u201cILLIADS: A Fast Timing and Reliability Simulator for Digital MOS Circuits,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 12, pp. 1387\u20131402, September 1993.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"389109_CR18","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1109\/43.87597","volume":"10","author":"C. Visweswariah","year":"1991","unstructured":"C. Visweswariah and R.A. Rohrer, \u201cPiecewise Approximate Circuit Simulation,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 10, pp. 861\u2013870, July 1991.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1013732107714.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1013732107714\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1013732107714.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:17:22Z","timestamp":1749205042000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1013732107714"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,2]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2002,2]]}},"alternative-id":["389109"],"URL":"https:\/\/doi.org\/10.1023\/a:1013732107714","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2002,2]]}}}