{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:04:02Z","timestamp":1749269042054,"version":"3.41.0"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2002,2,1]],"date-time":"2002-02-01T00:00:00Z","timestamp":1012521600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,2,1]],"date-time":"2002-02-01T00:00:00Z","timestamp":1012521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,2]]},"DOI":"10.1023\/a:1013780023643","type":"journal-article","created":{"date-parts":[[2002,12,23]],"date-time":"2002-12-23T22:20:10Z","timestamp":1040682010000},"page":"63-72","source":"Crossref","is-referenced-by-count":1,"title":["State and Fault Information for Compaction-Based Test Generation"],"prefix":"10.1007","volume":"18","author":[{"given":"Ashish","family":"Giani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuo","family":"Sheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"11","key":"389108_CR1","doi-asserted-by":"crossref","first-page":"1054","DOI":"10.1109\/TC.1978.1674994","volume":"C-27","author":"V.D. Agrawal","year":"1978","unstructured":"V.D. Agrawal, \u201cWhen to Use Random Testing,\u201d IEEE Trans. Computers, vol. C-27, no. 11, pp. 1054\u20131055, Nov. 1978.","journal-title":"IEEE Trans. Computers"},{"key":"389108_CR2","doi-asserted-by":"crossref","unstructured":"M.F. Alshaibi and C.R. Kime, \u201cFixed-Biased Pseudo-Random Built In Self Test for Random Pattern Resistant Circuits,\u201d in Proc. International Test Conf., 1994, pp. 929\u2013938.","DOI":"10.1109\/TEST.1994.528042"},{"key":"389108_CR3","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan, and K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits,\u201d in Proc. Int. Symposium on Circuits and Systems (ISCAS), May 1989, pp. 1929\u20131934.","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"389108_CR4","volume-title":"Essentials of Electronic Testing for Digital, Memory &; Mixed-Signal VLSI Circuits","author":"M.L. Bushnell","year":"2000","unstructured":"M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing for Digital, Memory &; Mixed-Signal VLSI Circuits. Boston: Kluwer Academic Publishers, 2000."},{"key":"389108_CR5","doi-asserted-by":"crossref","unstructured":"S. Davidson et al., \u201cITC'99 Benchmark Circuits\u2014Preliminary Results,\u201d in Proc. Int. Test Conf., 1999, pp. 1125. Also see website www.cerc.utexas.edu\/itc99-benchmarks\/bench.html.","DOI":"10.1109\/TEST.1999.805857"},{"key":"389108_CR6","doi-asserted-by":"crossref","unstructured":"A. Giani, S. Sheng, M.S. Hsiao, and V.D. Agrawal, \u201cCompaction-Based Test Generation Using State and Fault Information,\u201d in Proc. 9th Asian Test Symp., 2000, pp. 159\u2013164.","DOI":"10.1109\/ATS.2000.893619"},{"key":"389108_CR7","unstructured":"A. Giani, S. Sheng, M.S. Hsiao, and V.D. Agrawal, \u201cCorrelation-Based Test Generation for Sequential Circuits,\u201d in Proc. 9th IEEE North Atlantic Test Workshop, 2000, pp. 76\u201383."},{"key":"389108_CR8","doi-asserted-by":"crossref","unstructured":"A. Giani, S. Sheng, M.S. Hsiao, and V.D. Agrawal, \u201cEffi-cient Spectral Techniques for Sequential ATPG,\u201d in Proc. Design, Automation, and Test in Europe (DATE), 2001, pp. 204\u2013208.","DOI":"10.1109\/DATE.2001.915025"},{"key":"389108_CR9","doi-asserted-by":"crossref","unstructured":"A. Giani, S. Sheng, M.S. Hsiao, and V.D. Agrawal, \u201cNovel Spectral Methods for Built-In Self-Test in a System-on-a-Chip Environment,\u201d in Proc. 19th IEEE VLSI Test Symp., 2001, pp. 163\u2013168.","DOI":"10.1109\/VTS.2001.923434"},{"key":"389108_CR10","doi-asserted-by":"crossref","unstructured":"R. Guo, I. Pomeranz, and S.M. Reddy, \u201cProcedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits Based onVector Restoration,\u201d in Proc. Design,Automation, and Test in Europe (DATE), 1998, pp.583\u2013587.","DOI":"10.1109\/DATE.1998.655917"},{"key":"389108_CR11","unstructured":"R. Guo, I. Pomeranz, and S.M. Reddy, \u201cA Fault Simulation Based Test Pattern Generator for Synchronous Sequential Circuits,\u201d in Proc. 17th IEEE VLSI Test Symp., 1999, pp. 260\u2013267."},{"key":"389108_CR12","doi-asserted-by":"crossref","unstructured":"R. Guo, I. Pomeranz, and S.M. Reddy, \u201cPROPTEST: A Property Based Test Pattern Generator for Sequential Circuits Using Test 72 Giani et al. Compaction,\u201d in Proc. 36th Design Automation Conf., 1999, pp. 653\u2013659.","DOI":"10.1145\/309847.310019"},{"key":"389108_CR13","unstructured":"A. Jain, V.D. Agrawal, and M.S. Hsiao, \u201cOn Generating Tests for Sequential Circuits Using Static Compaction,\u201d in 6th IEEE Int. Test Synthesis Workshop, March 1999."},{"key":"389108_CR14","volume-title":"Genetic Algorithms for VLSI Design, Layout, and Test Automation","author":"P. Mazumder","year":"1999","unstructured":"P. Mazumder and E.M. Rudnick, Genetic Algorithms for VLSI Design, Layout, and Test Automation. Upper Saddle River, New Jersey: Prentice-Hall, 1999."},{"issue":"1","key":"389108_CR15","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/BF00993133","volume":"6","author":"F. Muradali","year":"1995","unstructured":"F. Muradali, T. Nishida, and T. Shimizu, \u201cStructure and Technique for Pseudo Random-BasedTesting of Sequential Circuits,\u201d J. Electronic Testing: Theory and Applications, vol. 6, no. 1, pp. 107\u2013115, Feb. 1995.","journal-title":"J. Electronic Testing: Theory and Applications"},{"key":"389108_CR16","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cVector Restoration Based Static Compaction of Test Sequences for Synchronous Sequential Circuits,\u201d in Proc. Int. Conf. Computer Design, 1997, pp. 360\u2013365.","DOI":"10.1109\/ICCD.1997.628895"},{"key":"389108_CR17","unstructured":"S. Sheng, A. Jain, M.S. Hsiao, and V.D. Agrawal, \u201cCorrelation Analysis of Compacted Test Vectors and the Use of Correlated Vectors for Test Generation,\u201d in 7th IEEE Int. Test Synthesis Workshop, March 2000."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1013780023643.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1013780023643\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1013780023643.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:16:49Z","timestamp":1749205009000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1013780023643"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,2]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2002,2]]}},"alternative-id":["389108"],"URL":"https:\/\/doi.org\/10.1023\/a:1013780023643","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2002,2]]}}}