{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T00:01:53Z","timestamp":1752537713521,"version":"3.41.2"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2002,3,1]],"date-time":"2002-03-01T00:00:00Z","timestamp":1014940800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,3,1]],"date-time":"2002-03-01T00:00:00Z","timestamp":1014940800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Design Automation for Embedded Systems"],"published-print":{"date-parts":[[2002,3]]},"DOI":"10.1023\/a:1014050303852","type":"journal-article","created":{"date-parts":[[2002,12,28]],"date-time":"2002-12-28T14:42:56Z","timestamp":1041086576000},"page":"243-275","source":"Crossref","is-referenced-by-count":0,"title":["A Theory for Co-Scheduling Hardware and Software Pipelines in ASIPs and Embedded Processors"],"prefix":"10.1007","volume":"6","author":[{"given":"R.","family":"Govindarajan","sequence":"first","affiliation":[]},{"given":"Erik R.","family":"Altman","sequence":"additional","affiliation":[]},{"given":"Guang R.","family":"Gao","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"396169_CR1","doi-asserted-by":"crossref","unstructured":"Altman, E. R., R. Govindarajan, and G. R. Gao. Scheduling and Mapping: Software Pipelining in the Presence of Structural Hazards. In Proc. of the ACM SIGPLAN '95 Conf. on Programming Language Design and Implementation, La Jolla, CA, June 18\u201321, 1995, pp. 139-150.","DOI":"10.1145\/207110.207128"},{"key":"396169_CR2","doi-asserted-by":"crossref","unstructured":"Bala, V. and N. Rubin. Efficient Instruction Scheduling Using Finite State Automata. In Proc. of the 28th Ann. Intl. Symp. on Microarchitecture, Ann Arbor, MI, 1995, pp. 46-56.","DOI":"10.1109\/MICRO.1995.476812"},{"key":"396169_CR3","series-title":"Technical Report","volume-title":"Cyclic Job Shop Scheduling Using Collision Vectors","author":"J. K. Chaar","year":"1993","unstructured":"Chaar, J. K. and E. S. Davidson. Cyclic Job Shop Scheduling Using Collision Vectors, Technical Report CSE-TR-169-93, University of Michigan, Ann Arbor, MI, Aug. 1993."},{"key":"396169_CR4","doi-asserted-by":"crossref","unstructured":"Dehnert, J. C., P. Y.-T. Hsu, and J. P. Bratt. Overlapped Loop Support in the Cydra 5. In Proc. of the Third Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Boston, MA, April 3\u20136, 1989, pp. 26-38.","DOI":"10.1145\/70082.68185"},{"key":"396169_CR5","doi-asserted-by":"crossref","unstructured":"Dehnert, J. C. and R. A. Towle. Compiling for Cydra 5, Journal of Supercomputing, vol. 7, pp. 181-227, May 1993.","DOI":"10.1007\/978-1-4615-3200-2_6"},{"key":"396169_CR6","doi-asserted-by":"crossref","unstructured":"Eichenberger, A. E., E. S. Davidson, and S. G. Abraham. Minimum Register Requirements for a Modulo Schedule. In Proc. of the 27th Ann. Intl. Symp. on Microarchitecture, San Jose, CA, Nov. 30\u2013Dec. 1994, pp. 75-84.","DOI":"10.1145\/192724.192732"},{"key":"396169_CR7","series-title":"Res. Rep.","volume-title":"Efficient Algorithms for Cyclic Scheduling","author":"F. Gasperoni","year":"1991","unstructured":"Gasperoni, F. and U. Schwiegelshohn. Efficient Algorithms for Cyclic Scheduling. Res. Rep. RC 17068, IBM T. J. Watson Res. Center, Yorktown Heights, NY, 1991."},{"key":"396169_CR8","doi-asserted-by":"crossref","unstructured":"Govindarajan, R., E. R. Altman, and G. R. Gao. Minimizing Register Requirements under Resource-Constrained Rate-Optimal Software Pipelining. In Proc. of the 27th Ann. Intl. Symp. on Microarchitecture, San Jose, CA, Nov. 30\u2013Dec. 2, 1994, pp. 85-94.","DOI":"10.1145\/192724.192733"},{"issue":"11","key":"396169_CR9","doi-asserted-by":"crossref","first-page":"1133","DOI":"10.1109\/71.544355","volume":"7","author":"R. Govindarajan","year":"1996","unstructured":"Govindarajan, R., E. R. Altman, and G. R. Gao. A Framework for Resource-Constrained Rate-Optimal Software Pipelining, IEEE Trans. on Parallel and Distrib. Systems, vol. 7,no. 11, pp. 1133-1149, Nov. 1996.","journal-title":"IEEE Trans. on Parallel and Distrib. Systems"},{"key":"396169_CR10","doi-asserted-by":"crossref","unstructured":"Govindarajan, R., E. R. Altman, and G. R. Gao. Co-Scheduling Hardware and Software Pipelines. In Proc. of the Second Intl. Symp. on High-Performance Computer Architecture, San Jose, CA, Feb. 3\u20137, 1996, pp. 52-61.","DOI":"10.1109\/HPCA.1996.501173"},{"issue":"1","key":"396169_CR11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1023\/A:1007564126785","volume":"28","author":"R. Govindarajan","year":"2000","unstructured":"Govindarajan, R., N. S. S. Narasimha Rao, E. R. Altman, and G. R. Gao. Enhanced Co-Scheduling: A Software Pipelining Method using Modulo-Scheduled Pipeline Theory, Intl. Journal of Parallel Programming, vol. 28,no. 1, pp. 1-46, Feb. 2000.","journal-title":"Intl. Journal of Parallel Programming"},{"key":"396169_CR12","doi-asserted-by":"crossref","unstructured":"Gupta, R. K. and G. De Micheli. Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test of Computers, pp. 29-41, Sept. 1993.","DOI":"10.1109\/54.232470"},{"key":"396169_CR13","doi-asserted-by":"crossref","unstructured":"Huff, R. A. Lifetime-Sensitive Modulo Scheduling. In Proc. of the ACM SIGPLAN '93 Conf. on Programming Language Design and Implementation, Albuquerque, NM, June 23\u201325, 1993, pp. 258-267.","DOI":"10.1145\/155090.155115"},{"key":"396169_CR14","volume-title":"The Architecture of Pipelined Computers","author":"P. M. Kogge","year":"1981","unstructured":"Kogge, P. M. The Architecture of Pipelined Computers. McGraw-Hill Book Co., New York, NY, 1981."},{"key":"396169_CR15","doi-asserted-by":"crossref","unstructured":"Lam, M. Software Pipelining: An Effective Scheduling Technique for VLIW Machines. In Proc. of the SIGPLAN '88 Conf. on Programming Language Design and Implementation, Atlanta, GA, June 22\u201324, 1988, pp. 318-328.","DOI":"10.1145\/53990.54022"},{"key":"396169_CR16","unstructured":"Lee, C., M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In Proc. of the 30th Ann. Intl. Symp. on Microarchitecture, Research Triangle Park, NC, Dec. 1\u20133, 1997, pp. 330-335."},{"key":"396169_CR17","doi-asserted-by":"crossref","unstructured":"Llosa, J., M. Valero, E. Ayguad\u00e9, and A. Gonz\u00e1lez. Hypernode Reduction Modulo Scheduling. In Proc. of the 28th Ann. Intl. Symp. on Microarchitecture, Ann Arbor, MI, Nov. 29\u2013Dec. 1995, pp. 350-360.","DOI":"10.1109\/MICRO.1995.476844"},{"key":"396169_CR18","doi-asserted-by":"crossref","unstructured":"Muller, T. Employing Finite State Automata for Resource Scheduling. In Proc. of the 26th Ann. Intl. Symp. on Microarchitecture, Austin, TX, Dec. 1\u20133, 1993.","DOI":"10.1109\/MICRO.1993.282737"},{"key":"396169_CR19","doi-asserted-by":"crossref","unstructured":"Patel, J. H. and E. S. Davidson. Improving the Throughput of a Pipeline by Insertion of Delays. In Proc. of the 3rd Ann. Symp. on Computer Architecture, Clearwater, FL, Jan. 19\u201321, 1976, pp. 159-164.","DOI":"10.1145\/800110.803575"},{"key":"396169_CR20","unstructured":"Philips Semiconductors. TriMedia. http:\/\/www.semiconductors.com\/trimedia\/"},{"key":"396169_CR21","doi-asserted-by":"crossref","unstructured":"Proebsting, T. A. and C. W. Fraser. Detecting Pipeline Structural Hazards Quickly. In Conf. Rec. of the 21st ACM SIGPLAN-SIGACT Symp. on Principles of Programming Languages, Portland, OR, Jan. 17\u201321, 1994, pp. 280-286.","DOI":"10.1145\/174675.177904"},{"key":"396169_CR22","doi-asserted-by":"crossref","unstructured":"Rau, B. R. and C. D. Glaeser. Some Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing. In Proc. of the 14th Ann. Microprogramming Work., Chatham, MA, Oct. 12\u201315, 1981, pp. 183-198.","DOI":"10.1145\/1014192.802449"},{"key":"396169_CR23","doi-asserted-by":"crossref","unstructured":"Rau, B. R. and J. A. Fisher. Instruction-Level Parallel Processing: History, Overview and Perspective, Journal of Supercomputing, vol. 7, pp. 9-50, May 1993.","DOI":"10.1007\/978-1-4615-3200-2_3"},{"key":"396169_CR24","doi-asserted-by":"crossref","unstructured":"Rau, B. R. Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops. In Proc. of the 27th Ann. Intl. Symp. on Microarchitecture, San Jose, CA, 1994, pp. 63-74.","DOI":"10.1145\/192724.192731"},{"key":"396169_CR25","unstructured":"Texas Instruments. TMS 320C6000, http:\/\/www.ti.com\/sc\/docs\/products\/c6000."},{"issue":"4","key":"396169_CR26","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1145\/321479.321485","volume":"15","author":"R. Reiter","year":"1968","unstructured":"Reiter, R. Scheduling Parallel Computations, Journal of the ACM, vol. 15,no. 4, pp. 590-599, Oct. 1968.","journal-title":"Journal of the ACM"},{"key":"396169_CR27","series-title":"Res. Rep.","volume-title":"Decomposed Software Pipelining: A New Approach to Exploit Instruction-Level Parallelism for Loop Programs","author":"J. Wang","year":"1993","unstructured":"Wang, J., C. Eisenbeis, M. Jourdan, and B. Su. Decomposed Software Pipelining: A New Approach to Exploit Instruction-Level Parallelism for Loop Programs, Res. Rep. No. 1838, Institut Nat. de Recherche on Informatique et en Automatique (INRIA), Rocquencourt, France, Jan. 1993."},{"issue":"9","key":"396169_CR28","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/2.612254","volume":"30","author":"E. Waingold","year":"1997","unstructured":"Waingold, E., M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Barring It to All Software: Raw Machines, IEEE Computer, vol. 30,no. 9, pp. 86-93, Sept. 1997.","journal-title":"IEEE Computer"},{"key":"396169_CR29","unstructured":"Weinhardt, M. Compilation and Pipeline Synthesis for Reconfigurable Architectures Loops. In Reconfigurable Architectures\u2014High Performance by Configware (Proc. of the RAW'97), April 1997."},{"key":"396169_CR30","doi-asserted-by":"crossref","unstructured":"Zhang, C., R. Govindarajan, S. Ryan, and G. R. Gao. Efficient State-Diagram Construction Methods for Software Pipelining. In Proc. of the Compiler Construction Conference, Amsterdam, The Netherlands, March 1999.","DOI":"10.1007\/978-3-540-49051-7_11"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1014050303852.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1014050303852\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1014050303852.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:29:45Z","timestamp":1752460185000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1014050303852"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,3]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2002,3]]}},"alternative-id":["396169"],"URL":"https:\/\/doi.org\/10.1023\/a:1014050303852","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2002,3]]}}}