{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:24:54Z","timestamp":1764224694857,"version":"3.41.0"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2002,4,1]],"date-time":"2002-04-01T00:00:00Z","timestamp":1017619200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,4,1]],"date-time":"2002-04-01T00:00:00Z","timestamp":1017619200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,4]]},"DOI":"10.1023\/a:1014916913577","type":"journal-article","created":{"date-parts":[[2002,12,28]],"date-time":"2002-12-28T21:55:50Z","timestamp":1041112550000},"page":"213-230","source":"Crossref","is-referenced-by-count":225,"title":["Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip"],"prefix":"10.1007","volume":"18","author":[{"given":"Vikram","family":"Iyengar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"J. Aerts and E.J. Marinissen, \u201cScan Chain Design for Test Time Reduction in Core-Based Ics,\u201d in Proc. International Test Conference, 1998, pp. 448\u2013457.","key":"397092_CR1","DOI":"10.1109\/TEST.1998.743185"},{"unstructured":"M. Berkelaar, lpsolve 3.0, Eindhoven University of Technology, Eindhoven, The Netherlands. ftp:\/\/ftp.ics.ele.tue.nl\/pub\/lp solve.","key":"397092_CR2"},{"doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, \u201cDesign of System-on-a-Chip Test Access Architectures Using Integer Linear Programming,\u201d in Proc. VLSI Test Symposium, 2000, pp. 127\u2013134.","key":"397092_CR3","DOI":"10.1109\/VTEST.2000.843836"},{"doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, \u201cDesign of System-on-a-Chip Test Access Architectures Under Place-and-Route and Power Constraints,\u201d in Proc. Design Automation Conference, 2000, pp. 432\u2013437.","key":"397092_CR4","DOI":"10.1145\/337292.337531"},{"key":"397092_CR5","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/371254.371258","volume":"6","author":"K. Chakrabarty","year":"2001","unstructured":"K. Chakrabarty, \u201cOptimal Test Access Architectures for Systemon-a-Chip,\u201d ACM Transactions on Design Automation of Electronic Systems, vol. 6, pp. 26\u201349, Jan. 2001.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"unstructured":"T.J. Chakraborty, S.6Bhawmik, and C-.H. Chiang, \u201cTest Access Methodology for System-on-Chip Testing,\u201d Digest of the International Workshop on Testing Embedded Core-Based System-Chips, 2000, pp. 1.1-1\u20131.1-7.","key":"397092_CR6"},{"key":"397092_CR7","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"M.R. Garey","year":"1979","unstructured":"M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, San Francisco, CA: W.H. Freeman and Co., 1979."},{"doi-asserted-by":"crossref","unstructured":"I. Ghosh, S. Dey, and N.K. Jha, \u201cA Fast and Low Cost Testing Technique for Core-Based System-on-Chip,\u201d in Proc. Design Automation Conference, 1998, pp. 542\u2013547.","key":"397092_CR8","DOI":"10.1145\/277044.277190"},{"doi-asserted-by":"crossref","unstructured":"P. Harrod, \u201cTesting Re-Usable IP: A Case Study,\u201d in Proc. International Test Conference, 1999, pp. 493\u2013498.","key":"397092_CR9","DOI":"10.1109\/TEST.1999.805772"},{"unstructured":"IEEE P1500 Standard for Embedded Core Test. http:\/\/grouper. ieee.org\/groups\/1500\/.","key":"397092_CR10"},{"doi-asserted-by":"crossref","unstructured":"V. Immaneni and S. Raman, \u201cDirect Access Test Scheme\u2014 Design of Block and Core Cells for Embedded ASICs,\u201d in Proc. International Test Conference, 1990, pp. 488\u2013492.","key":"397092_CR11","DOI":"10.1109\/TEST.1990.114058"},{"doi-asserted-by":"crossref","unstructured":"E. Larsson and Z. Peng, \u201cAn Integrated System-on-Chip Test Framework,\u201d in Proc. Design, Automation, and Test in Europe (DATE), 2001, pp. 138\u2013144.","key":"397092_CR12","DOI":"10.1109\/DATE.2001.915014"},{"key":"397092_CR13","volume-title":"A Course in Combinatorics","author":"J.H. van Lint","year":"1992","unstructured":"J.H. van Lint and R.M. Wilson, A Course in Combinatorics, Cambridge: Cambridge University Press, 1992."},{"doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousbera, and C. Wouters, \u201cA Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores,\u201d in Proc. International Test Conference, 1998, pp. 284\u2013293.","key":"397092_CR14","DOI":"10.1109\/TEST.1998.743166"},{"doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, S.K. Goel, and M. Lousberg, \u201cWrapper Design for Embedded Core Test,\u201d in Proc. International Test Conference, 2000, pp. 911\u2013920.","key":"397092_CR15","DOI":"10.1109\/TEST.2000.894302"},{"doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, R. Kapur, and Y. Zorian, \u201cOn Using IEEE P1500 SECT for Test Plug-n-Play,\u201d in Proc. International Test Conference, 2000, pp. 770\u2013777.","key":"397092_CR16","DOI":"10.1109\/TEST.2000.894273"},{"doi-asserted-by":"crossref","unstructured":"M. Nourani and C. Papachristou, \u201cAn ILP Formulation to Optimize Test Access Mechanism in System-on-Chip Testing,\u201d \u201cIEEE International Test Conference, 2000, pp. 902\u2013910.","key":"397092_CR17","DOI":"10.1109\/TEST.2000.894301"},{"unstructured":"Semiconductor Industry Association, International Technology Roadmap for Semiconductors, http:\/\/public.itrs.net\/files\/1999 SIA Roadmap\/Home.htm.","key":"397092_CR18"},{"key":"397092_CR19","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/54.632881","volume":"14","author":"N.A. Touba","year":"1997","unstructured":"N.A. Touba and B. Pouya, \u201cUsing Partial Isolation Rings to Test Core-Based Designs,\u201d IEEE Design and Test of Computers, vol. 14, pp. 52\u201359, Oct.\u2013Dec. 1997.","journal-title":"IEEE Design and Test of Computers"},{"doi-asserted-by":"crossref","unstructured":"P. Varma and S. Bhatia, \u201cA Structured Test Re-Use Methodology for Core-Based System Chips,\u201d in Proc. International Test Conference, 1998, pp. 294\u2013302. 230 Iyengar, Chakrabarty and Marinissen","key":"397092_CR20","DOI":"10.1109\/TEST.1998.743167"},{"key":"397092_CR21","volume-title":"Model Building in Mathematical Programming","author":"H.P. Williams","year":"1985","unstructured":"H.P. Williams, Model Building in Mathematical Programming. 2nd ed., New York, NY: John Wiley, 1985.","edition":"2nd ed."},{"doi-asserted-by":"crossref","unstructured":"Y. Zorian, E.J. Marinissen, and S. Dey, \u201cTesting Embedded-Core-Based System Chips,\u201d in Proc. International Test Conference, 1998, pp. 130\u2013143.","key":"397092_CR22","DOI":"10.1109\/TEST.1998.743146"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1014916913577.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1014916913577\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1014916913577.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:04:36Z","timestamp":1749204276000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1014916913577"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,4]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2002,4]]}},"alternative-id":["397092"],"URL":"https:\/\/doi.org\/10.1023\/a:1014916913577","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2002,4]]}}}