{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405227,"version":"3.41.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2002,4,1]],"date-time":"2002-04-01T00:00:00Z","timestamp":1017619200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,4,1]],"date-time":"2002-04-01T00:00:00Z","timestamp":1017619200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,4]]},"DOI":"10.1023\/a:1014989408897","type":"journal-article","created":{"date-parts":[[2002,12,28]],"date-time":"2002-12-28T21:55:50Z","timestamp":1041112550000},"page":"129-143","source":"Crossref","is-referenced-by-count":2,"title":["Enhanced Reduced Pin-Count Test for Full-Scan Design"],"prefix":"10.1007","volume":"18","author":[{"given":"Harald","family":"Vranken","sequence":"first","affiliation":[]},{"given":"Tom","family":"Waayers","sequence":"additional","affiliation":[]},{"given":"Herv\u00e9","family":"Fleury","sequence":"additional","affiliation":[]},{"given":"David","family":"Lelouvier","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"394990_CR1","doi-asserted-by":"crossref","unstructured":"R.W. Bassett, S.L. Dingle, P.S. Gillis, J.G. Petrovick, B.J. Butkus, M.R. Faucher, J.H. Panner, and D.L. Wheater, \u201cLow Cost Testing of High Density Logic Components,\u201d in Proceedings International Test Conference, 1989, Washington, D.C., pp. 550\u2013557.","DOI":"10.1109\/TEST.1989.82339"},{"issue":"2","key":"394990_CR2","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1147\/rd.342.0339","volume":"34","author":"R.W. Bassett","year":"1990","unstructured":"R.W. Bassett, M.E. Turner, J.H. Panner, P.S. Gillis, S.F. Oakland, and D.W. Stout, \u201cBoundary-Scan Design Principles for Efficient LSSD ASIC Testing,\u201d IBM Journal on Research and Development, vol. 34, no. 2\/3, pp. 339\u2013354, 1990.","journal-title":"IBM Journal on Research and Development"},{"key":"394990_CR3","doi-asserted-by":"crossref","unstructured":"A. Chandra and K. Chakrabarty, \u201cTest Data Compression for System-on-a-Chip Using Golomb Codes,\u201d in Proceedings VLSI Test Symposium, 2000, Montreal, Canada, pp. 113\u2013120.","DOI":"10.1109\/VTEST.2000.843834"},{"key":"394990_CR4","doi-asserted-by":"crossref","unstructured":"T.G. Foote, D.E. Hoffman, W.V. Huott, T.J. Koprowski, M.P. Kusko, and B.J. Robbins, \u201cTesting the 500-MHz IBM S\/390 Microprocessor,\u201d IEEE Design & Test of Computers, pp. 83\u201389, July-Sept. 1998.","DOI":"10.1109\/54.706038"},{"issue":"4","key":"394990_CR5","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1147\/rd.404.0461","volume":"40","author":"P.S. Gillis","year":"1996","unstructured":"P.S. Gillis, T.S. Guzowski, B.L. Keller, and R.H. Kerr, \u201cTest Methodologies and Design Automation for IBM ASICs,\u201d IBM Journal on Research and Development, vol. 40, no. 4, pp. 461\u2013474, 1996.","journal-title":"IBM Journal on Research and Development"},{"key":"394990_CR6","doi-asserted-by":"crossref","unstructured":"P. Gillis, F. Woytowich, K. McCauley, and U. Baur, \u201cDelay Test of Chip I\/Os UsingLSSDBoundary Scan,\u201d in Proceedings International Test Conference, 1998, Washington, D.C., pp. 83\u201390.","DOI":"10.1109\/TEST.1998.743140"},{"key":"394990_CR7","doi-asserted-by":"crossref","unstructured":"D. Heidel, S. Dhong, P. Hofstee, M. Immediato, K. Nowka, J. Silberman, and K. Stawiasz, \u201cHigh Speed Serializing\/Deserializing Design-for-Test Method for Evaluating a 1 GHz Microprocessor,\u201d in Proceedings VLSI Test Symposium, 1998, Monterey, CA, pp. 234\u2013238.","DOI":"10.1109\/VTEST.1998.670873"},{"issue":"4","key":"394990_CR8","doi-asserted-by":"crossref","first-page":"611","DOI":"10.1147\/rd.414.0611","volume":"41","author":"W.V. Huott","year":"1997","unstructured":"W.V. Huott, T.J. Koprowski, B. J. Robbins, M.P. Kusko, S.V. Pateras, D.E. Hoffman, T.G. McNamara, and T.J. Snethen, \u201cAdvanced Microprocessor Test Strategy and Methodology,\u201d IBM Journal on Research and Development, vol. 41, no. 4\/5, pp. 611\u2013628, 1997.","journal-title":"IBM Journal on Research and Development"},{"key":"394990_CR9","unstructured":"IEEE, \u201cPanel Session: DFT-Focused Chip Testers: What Can They Really Do ?,\u201d in Proceedings International Test Conference, 2000, Atlantic City, NJ, pp. 1119\u20131122."},{"key":"394990_CR10","unstructured":"IEEE Std. 1149.1, IEEE Standard Test Access Port and Boundary-Scan Architecture, 1990."},{"key":"394990_CR11","doi-asserted-by":"crossref","unstructured":"A. Jas, J. Ghosh-Dastidar, and N.A. Touba, \u201cScan Vector Compression\/ Decompression Using Statistical Coding,\u201d in Proceedings VLSI Test Symposium, 1999, Dana Point, CA, pp. 114\u201312.","DOI":"10.1109\/VTEST.1999.766654"},{"key":"394990_CR12","doi-asserted-by":"crossref","unstructured":"A. Jas and N.A. Touba, \u201cTest Vector Decompression via Cyclical Scan Chains and its Application to Testing Core-Based Designs,\u201d in Proceedings International Test Conference, 1998, Washington, D.C., pp. 458\u2013464.","DOI":"10.1109\/TEST.1998.743186"},{"key":"394990_CR13","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, R. Kapur, and Y. Zorian, \u201cOn using IEEE P1500 SECT for Test Plug-n-Play,\u201d in Proceedings International Test Conference, 2000, Atlantic City, NJ, pp. 770\u2013777.","DOI":"10.1109\/TEST.2000.894273"},{"key":"394990_CR14","unstructured":"Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS), 1999 edition and 2000 update."},{"key":"394990_CR15","doi-asserted-by":"crossref","unstructured":"N. Tendolkar, R. Molyneaux, C. Pyron, and R. Raina, \u201cAt-Speed Testing of Delay-Faults for Motorola's MPC7400, A PowerPC Microprocessor,\u201d in Proceedings VLSI Test Symposium, 2000, Montreal, Canada, pp. 3\u20138.","DOI":"10.1109\/VTEST.2000.843819"},{"key":"394990_CR16","doi-asserted-by":"crossref","unstructured":"N. Zacharia, J. Rajski, and J. Tyszer, \u201cDecompression of Test Data Using Variable-Length Seed LFSRs,\u201d in Proceedings VLSI Test Symposium, 1995, Princeton, NJ, pp. 426\u2013433.","DOI":"10.1109\/VTEST.1995.512670"},{"key":"394990_CR17","doi-asserted-by":"crossref","unstructured":"Y. Zorian, \u201cTesting the Monster Chip,\u201d IEEE Spectrum, pp. 54\u201360, July 1999.","DOI":"10.1109\/6.774966"},{"key":"394990_CR18","doi-asserted-by":"crossref","unstructured":"Y. Zorian, E.J. Marinissen, and S. Dey, \u201cTesting Embedded-Core Based System Chips,\u201d in Proceedings International Test Conference, 1998, Washington, D.C., pp. 130\u2013143.","DOI":"10.1109\/TEST.1998.743146"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1014989408897.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1014989408897\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1014989408897.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:11:05Z","timestamp":1749204665000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1014989408897"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,4]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2002,4]]}},"alternative-id":["394990"],"URL":"https:\/\/doi.org\/10.1023\/a:1014989408897","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2002,4]]}}}