{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T04:15:11Z","timestamp":1781324111027,"version":"3.54.1"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1023\/a:1015079004512","type":"journal-article","created":{"date-parts":[[2002,12,28]],"date-time":"2002-12-28T22:07:59Z","timestamp":1041113279000},"page":"261-271","source":"Crossref","is-referenced-by-count":80,"title":["An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits"],"prefix":"10.1007","volume":"18","author":[{"given":"P.","family":"Civera","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"L.","family":"Macchiarulo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Rebaudengo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Violante","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"399308_CR1","unstructured":"ADM-XRC PCI Mezzanine card User Guide Version 1.2, ALPHA DATA Parallel Systems Ltd., http:\/\/www.alphadata.co.uk\/"},{"key":"399308_CR2","doi-asserted-by":"crossref","unstructured":"L. Antoni, R. Leveugle, and B. Feh\u00b4er, \u201cUsing Run-time Reconfiguration for Fault Injection in Hardware Prototypes,\u201d IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2000, pp. 405\u2013413.","DOI":"10.1109\/DFTVS.2000.887181"},{"key":"399308_CR3","doi-asserted-by":"crossref","unstructured":"J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J.C. Fabre, J.-C Laprie, E. Martins, and D. Powell, \u201cFault Injection for Dependability Validation: A Methodology and Some Applications,\u201d IEEE Transactions on Software Engineering, vol. 16, no. 2, Feb. 1990.","DOI":"10.1109\/32.44380"},{"issue":"4","key":"399308_CR4","doi-asserted-by":"crossref","first-page":"626","DOI":"10.1145\/296333.296351","volume":"3","author":"A. Benso","year":"1998","unstructured":"A. Benso, P. Prinetto, M. Rebaudengo, and M. Sonza Reorda, \u201cEXFI: A Low Cost Fault Injection System for Embedded Microprocessor-Based Boards,\u201d ACM Transactions on Design Automation of Electronic Systems, vol. 3, no. 4, pp. 626\u2013634, Oct. 1998.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"399308_CR5","doi-asserted-by":"crossref","unstructured":"A. Benso, M. Rebaudengo, L. Impagliazzo, and P. Marmo, \u201cFault-List Collapsing for Fault Injection Experiments,\u201d in RAMS'98: Annual Reliability and Maintainability Symposium, 1998, pp. 383\u2013388.","DOI":"10.1109\/RAMS.1998.653808"},{"key":"399308_CR6","unstructured":"J. Carreira, H. Madeira, and J. Silva, \u201cXception: Software Fault Injection and Monitoring in Processor Functional Units,\u201d in Conference on Dependable Computing for Critical Applications, 1995, pp. 135\u2013149."},{"issue":"10","key":"399308_CR7","doi-asserted-by":"crossref","first-page":"1487","DOI":"10.1109\/43.790625","volume":"18","author":"K.T. Cheng","year":"1999","unstructured":"K.T. Cheng, S.Y. Huang, and W.J. Dai, \u201cFault Emulation: A New Methodology for Fault Grading,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 10, pp. 1487\u20131495, Oct. 1999.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"399308_CR8","doi-asserted-by":"crossref","unstructured":"F. Corno, M. Sonza Reorda, and G. Squillero, \u201cRT-Level ITC 99 Benchmarks and First ATPG Results,\u201d IEEE Design & Test of Computers, pp. 44\u201353, July\u2013Aug. 2000.","DOI":"10.1109\/54.867894"},{"key":"399308_CR9","doi-asserted-by":"crossref","unstructured":"T.A. Delong, B.W. Johnson, and J.A. Profeta III, \u201cA Fault InjectionTechnique forVHDLBehavioral-Level Models,\u201d IEEE Design & Test of Computers, pp. 24\u201333, Winter 1996.","DOI":"10.1109\/54.544533"},{"key":"399308_CR10","doi-asserted-by":"crossref","unstructured":"I. Gonzales and L. Berrojo, \u201cSupporting Fault Tolerance in an Industrial Environment: The AMATISTA approach,\u201d in IEEE International On-line Testing Workshop, 2001, pp. 178\u2013183.","DOI":"10.1109\/OLT.2001.937839"},{"issue":"11","key":"399308_CR11","doi-asserted-by":"crossref","first-page":"1248","DOI":"10.1109\/12.544481","volume":"45","author":"C. Hungse","year":"1996","unstructured":"C. Hungse, E.M. Rudnick, J.H. Patel, R.K. Iyer, and G.S. Choi, \u201cA Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults,\u201d IEEE Transactions on Computers, vol. 45, no. 11, pp. 1248\u20131256, Nov. 1996.","journal-title":"IEEE Transactions on Computers"},{"issue":"8","key":"399308_CR12","doi-asserted-by":"crossref","first-page":"724","DOI":"10.1109\/43.712103","volume":"17","author":"S.A. Hwang","year":"1998","unstructured":"S.A. Hwang, J.H. Hong, and C.W. Wu, \u201cSequential Circuit Fault Simulation Using Logic Emulation,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 8, pp. 724\u2013736, Aug. 1998.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"399308_CR13","volume-title":"Fault-Tolerant Computer System Design","author":"R.K. Iyer","year":"1996","unstructured":"R.K. Iyer and D. Tang, \u201cExperimental Analysis of Computer System Dependability,\u201d in Fault-Tolerant Computer System Design, D.K. Pradhan (Ed.), Englewood Cliffs,NJ: Prentice Hall, 1996."},{"key":"399308_CR14","doi-asserted-by":"crossref","unstructured":"E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, \u201cFault Injection into VHDL Models: The MEFISTO Tool,\u201d in Proc. FTCS-24, 1994, pp. 66\u201375.","DOI":"10.1109\/FTCS.1994.315656"},{"issue":"2","key":"399308_CR15","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1109\/12.364536","volume":"44","author":"G.A. Kanawati","year":"1995","unstructured":"G.A. Kanawati, N.A. Kanawati, and J.A. Abraham, \u201cFERRARI: A Flexible Software-Based Fault and Error Injection System,\u201d IEEE Trans. on Computers, vol. 44, no. 2, pp. 248\u2013260, Feb. 1995.","journal-title":"IEEE Trans. on Computers"},{"issue":"1","key":"399308_CR16","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/40.259894","volume":"14","author":"J. Karlsson","year":"1994","unstructured":"J. Karlsson, P. Liden, P. Dahlgren, R. Johansson, and U. Gunneflo, \u201cUsing Heavy-Ion Radiation to Validate Fault-Handling Mechanisms,\u201d IEEE Micro, vol. 14, no. 1, pp. 8\u201332, 1994.","journal-title":"IEEE Micro"},{"key":"399308_CR17","doi-asserted-by":"crossref","unstructured":"R. Leveugle, \u201cFault Injection in VHDL Descriptions and Emulation,\u201d in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2000, pp. 414\u2013419.","DOI":"10.1109\/DFTVS.2000.887182"},{"key":"399308_CR18","doi-asserted-by":"crossref","unstructured":"M. Nikolaidis, \u201cTime Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies,\u201d in Proc. IEEE 17th VLSI Test Symposium, 1999, pp. 86\u201394","DOI":"10.1109\/VTEST.1999.766651"},{"key":"399308_CR19","doi-asserted-by":"crossref","unstructured":"B. Parrotta, M. Rebaudengo, M. Sonza Reorda, and M. Violante, \u201cNew Techniques for Accelerating Fault Injection in VHDL Descriptions,\u201d in IEEE International On-line Testing Workshop, 2000, pp. 61\u201366.","DOI":"10.1109\/OLT.2000.856613"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1015079004512.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1015079004512\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1015079004512.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:03:46Z","timestamp":1749204226000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1015079004512"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2002,6]]}},"alternative-id":["399308"],"URL":"https:\/\/doi.org\/10.1023\/a:1015079004512","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}