{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:09:44Z","timestamp":1758892184492,"version":"3.43.0"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1023\/a:1015341305426","type":"journal-article","created":{"date-parts":[[2002,12,28]],"date-time":"2002-12-28T18:08:17Z","timestamp":1041098897000},"page":"127-142","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":65,"title":["PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators"],"prefix":"10.1007","volume":"31","author":[{"given":"Robert","family":"Schreiber","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shail","family":"Aditya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinod","family":"Kathail","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. Ramakrishna","family":"Rau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Darren","family":"Cronquist","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mukund","family":"Sivaraman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,6,1]]},"reference":[{"key":"406090_CR1","doi-asserted-by":"crossref","unstructured":"S. Aditya, B.R. Rau, and V. Kathail, \u201cAutomatic Architecture Synthesis of VLIW and EPIC Processors,\u201d in Proceedings of the 12th International Symposium on System Synthesis, San Jose, California, Nov. 1999, pp. 107-113.","DOI":"10.1109\/ISSS.1999.814268"},{"key":"406090_CR2","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/193209.193217","volume":"29","author":"R. Wilson","year":"1994","unstructured":"R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tijang, S.-W. Liao, C.-W. Tseng, M. Hall, M. Lam, and J. Hennessy, \u201cSUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers,\u201d ACM Sigplan Notices, vol. 29, 1994, pp. 31-37.","journal-title":"ACM Sigplan Notices"},{"key":"406090_CR3","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1023\/A:1008842521805","volume":"4","author":"B.R. Rau","year":"1999","unstructured":"B.R. Rau, V. Kathail, and S. Aditya, \u201cMachine-Description Driven Compilers for EPIC and VLIW Processors,\u201d Design Automation for Embedded Systems, vol. 4, 1999, pp. 71-118.","journal-title":"Design Automation for Embedded Systems"},{"key":"406090_CR4","unstructured":"The Trimaran Compiler Infrastructure for Instruction-Level Parallelism. www.trimaran.org."},{"issue":"8","key":"406090_CR5","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1145\/135226.135233","volume":"35","author":"W. Pugh","year":"1992","unstructured":"W. Pugh, \u201cThe Omega Test: A Fast and Practical Integer Programming Algorithm for Dependence Analysis,\u201d Communications of the ACM, vol. 35,no. 8, 1992, pp. 102-114.","journal-title":"Communications of the ACM"},{"key":"406090_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TC.1986.1676652","volume":"35","author":"D.I. Moldovan","year":"1986","unstructured":"D.I. Moldovan and J.A.B. Fortes, \u201cPartitioning and Mapping of Algorithms into Fixed Size Systolic Arrays,\u201d IEEE Transactions on Computers, vol. 35, 1986, pp. 1-12.","journal-title":"IEEE Transactions on Computers"},{"key":"406090_CR7","doi-asserted-by":"crossref","unstructured":"K. Gallivan, W. Jalby, and D. Gannon, \u201cOn the Problem of Optimizing Data Transfers for Complex Memory Systems,\u201d in Proceedings of the 1988 ACM International Conference on Supercomputing, 1988, pp. 238-253.","DOI":"10.1145\/55364.55388"},{"key":"406090_CR8","doi-asserted-by":"crossref","unstructured":"F. Irigoin and R. Triolet, \u201cSupernode Partitioning,\u201d in Proceedings of the Fifteenth Annual ACM SIGACT\/SIGPLAN Symposium on Principles of Programming Languages, 1988, pp. 319-329.","DOI":"10.1145\/73560.73588"},{"issue":"1","key":"406090_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/504914.504921","volume":"7","author":"A. Darte","year":"2002","unstructured":"A. Darte, R. Schreiber, B.R. Rau, and F. Vivien, \u201cConstructing and Exploiting Linear Schedules with Prescribed Parallelism,\u201d ACM Transactions on Design Automation for Electronic Systems, vol. 7,no. 1, 2002, pp. 1-14.","journal-title":"ACM Transactions on Design Automation for Electronic Systems"},{"key":"406090_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/978-3-540-48302-1_7","volume-title":"Field Programmable Logic and Applications, Proceedings of the 9th International Workshop, FPL '99","author":"M. Weinhardt","year":"1999","unstructured":"M. Weinhardt and W. Luk, \u201cMemory Access Optimization and RAM Inference for Pipeline Vectorization,\u201d in Field Programmable Logic and Applications, Proceedings of the 9th International Workshop, FPL '99, vol. 1673 of Lecture Notes in Computer Science, New York: Springer-Verlag, 1999, pp. 61-70."},{"key":"406090_CR11","unstructured":"T. Risset, The Alpha homepage. http:\/\/www.irisa.fr\/cosi\/ALPHA\/welcome.html."},{"key":"406090_CR12","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/ARRAYS.1988.18084","volume-title":"Proceedings of the International Conference on Systolic Arrays","author":"V. van Dongen","year":"1988","unstructured":"V. van Dongen and P. Quinton, \u201cUniformization of Linear Recurrence Equations: A Step Towards the Automatic Synthesis of Systolic Arrays,\u201d in Proceedings of the International Conference on Systolic Arrays, San Diego, California, IEEE Computer Society Press, 1988, pp. 473-481."},{"key":"406090_CR13","unstructured":"V.P. Roychowdhury, L. Thiele, S. Rao, and T. Kailath, \u201cOn the Localization of Algorithms for VLSI Processor Arrays,\u201d in IEEE Workshop on VLSI Signal Processing, IEEE, 1989."},{"key":"406090_CR14","doi-asserted-by":"crossref","unstructured":"M.C. Chen, \u201cA Design Methodology for Synthesizing Parallel Algorithms and Architectures,\u201d Journal of Parallel and Distributed Computing, 1986, pp. 461-491.","DOI":"10.1016\/0743-7315(86)90010-9"},{"key":"406090_CR15","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1007\/BF01558666","volume":"3","author":"S.V. Rajopadhye","year":"1989","unstructured":"S.V. Rajopadhye, \u201cSynthesizing Systolic Arrays with Control Signals from Recurrence Equations,\u201d Distributed Computing, vol. 3, 1989, pp. 88-105.","journal-title":"Distributed Computing"},{"issue":"11","key":"406090_CR16","doi-asserted-by":"publisher","first-page":"1355","DOI":"10.1109\/43.959864","volume":"20","author":"S. Mahlke","year":"2001","unstructured":"S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood. \u201cBitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators.\u201d IEEE Transactions on Computer-Aided Design of Circuits and Systems, vol. 20,no. 11, 2001, pp. 1355-1371.","journal-title":"IEEE Transactions on Computer-Aided Design of Circuits and Systems"},{"key":"406090_CR17","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/BF03356742","volume":"24","author":"B.R. Rau","year":"1996","unstructured":"B.R. Rau, \u201cIterative Modulo Scheduling,\u201d International Journal of Parallel Processing, vol. 24, 1996, pp. 3-64.","journal-title":"International Journal of Parallel Processing"},{"key":"406090_CR18","unstructured":"V. Kathail, M. Schlansker, and B.R. Rau, \u201cHPL PlayDoh Architecture Specification: Version 1.0,\u201d Technical Report HPL-93-80, Hewlett Packard Laboratories, Feb. 1994."},{"key":"406090_CR19","volume-title":"Systolic Algorithms and Architectures","author":"P. Quinton","year":"1991","unstructured":"P. Quinton and Y. Robert, Systolic Algorithms and Architectures, Hemel Hempstead, England: Prentice Hall International (UK) Ltd., 1991."},{"key":"406090_CR20","volume-title":"Proceedings, Application-Specific Systems, Architectures and Processors Conference","author":"D. Wilde","year":"1994","unstructured":"D. Wilde and O. Sie, \u201cRegular Array Synthesis Using ALPHA,\u201d in Proceedings, Application-Specific Systems, Architectures and Processors Conference, San Francisco, IEEE, June 1994."},{"key":"406090_CR21","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1007\/978-1-4615-3242-2_4","volume-title":"Application-Driven Architecture Synthesis","author":"P. Held","year":"1993","unstructured":"P. Held, P. Dewilde, E. Deprettere, and P. Wielage, \u201cHIFI: From Parallel Algorithm to Fixed-Size VLSI Processor Array,\u201d in Application-Driven Architecture Synthesis, Dordrecht: Kluwer Academic Publishers, 1993, pp. 71-94."},{"key":"406090_CR22","doi-asserted-by":"crossref","unstructured":"H. De Man, J. Rabaey, P. Six, and L. Claesen, \u201cCATHEDRAL-II: A Silicon Compiler for Digital Signal Processing Multiprocessor vlsi Systems,\u201d Design & Test of Computers, 1986, pp. 13-25.","DOI":"10.1109\/MDT.1986.295047"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1015341305426.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1015341305426\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1015341305426.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T09:59:31Z","timestamp":1754906371000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1015341305426"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2002,6]]}},"alternative-id":["406090"],"URL":"https:\/\/doi.org\/10.1023\/a:1015341305426","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2002,6]]},"assertion":[{"value":"1 June 2002","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}