{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T00:01:57Z","timestamp":1752537717072,"version":"3.41.2"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2002,7,1]],"date-time":"2002-07-01T00:00:00Z","timestamp":1025481600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,7,1]],"date-time":"2002-07-01T00:00:00Z","timestamp":1025481600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Design Automation for Embedded Systems"],"published-print":{"date-parts":[[2002,7]]},"DOI":"10.1023\/a:1016519930669","type":"journal-article","created":{"date-parts":[[2002,12,28]],"date-time":"2002-12-28T22:32:49Z","timestamp":1041114769000},"page":"451-475","source":"Crossref","is-referenced-by-count":0,"title":["CADRE: An Asynchronous Embedded DSP for Mobile Phone Applications"],"prefix":"10.1007","volume":"6","author":[{"given":"M.","family":"Lewis","sequence":"first","affiliation":[]},{"given":"L.","family":"Brackenbury","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5091190_CR1","unstructured":"International Technology Roadmap for Semiconductors, 1999 edition & 2000 update, http:\/\/public.itrs.net."},{"issue":"6","key":"5091190_CR2","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I. E. Sutherland","year":"1989","unstructured":"Sutherland, I. E., Micropipelines, Communications of the ACM, vol. 32,no. 6, pp. 720-738, 1989.","journal-title":"Communications of the ACM"},{"issue":"2","key":"5091190_CR3","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/92.502196","volume":"4","author":"S. B. Furber","year":"1996","unstructured":"Furber, S. B., and P. Day. Four-Phase Micropipeline Latch Control Circuits, IEEE Transactions on VLSI Systems, vol. 4,no. 2, pp. 247-253, June 1996.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"5091190_CR4","doi-asserted-by":"crossref","unstructured":"Bainbridge, J., Delay Insensitive System-on-Chip Interconnect Using 1-of-4 Data Encoding, IEEE Computer Society Press, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, March 2001, pp. 118-126.","DOI":"10.1109\/ASYNC.2001.914075"},{"issue":"11","key":"5091190_CR5","doi-asserted-by":"crossref","first-page":"1555","DOI":"10.1109\/4.165336","volume":"27","author":"D.W. Dobberpuhl","year":"1992","unstructured":"Dobberpuhl, D.W. et al. A 200MHz 64-b Dual Issue CMOS Microprocessor, IEEE Journal of Solid-State Circuits, vol. 27,no. 11, pp. 1555-1565, 1992.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5091190_CR6","first-page":"10.1.1.","volume-title":"Proc. Power and Timing Modelling, Optimization and Simulation (PATMOS)","author":"A. Efthymiou","year":"2001","unstructured":"Efthymiou, A., J. Garside, and S. Temple. A Comparative Power Analysis of an Asynchronous Processor, Proc. Power and Timing Modelling, Optimization and Simulation (PATMOS), Yverdon-Les-Bains, Switzerland, September 2001, pp. 10.1.1.-10.1.10."},{"issue":"2","key":"5091190_CR7","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/5.740018","volume":"87","author":"S. B. Furber","year":"1999","unstructured":"Furber, S. B. et al, AMULET2e: An Asynchronous Embedded Controller, Proceedings of the IEEE, vol. 87,no. 2, pp. 243-256, 1999.","journal-title":"Proceedings of the IEEE"},{"issue":"3","key":"5091190_CR8","first-page":"315","volume":"E80-D","author":"J. Cortadella","year":"1997","unstructured":"Cortadella, J., M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers, IEICE Transactions on Information Systems, vol. E80-D,no. 3, pp. 315-325, March 1997.","journal-title":"IEICE Transactions on Information Systems"},{"key":"5091190_CR9","unstructured":"Endecott, P. B., and S. B. Furber. Modelling and Simulation of Asynchronous Systems using the LARD Hardware Description Language, Proc. 12th European Simulation Multiconference, Society for Computer Simulation International, June 1998, pp. 39-43."},{"key":"5091190_CR10","doi-asserted-by":"crossref","unstructured":"Vanbekbergen, P., A. Wang, and K. Keutzer. A Design and Validation System for Asynchronous Circuits, Proc. 32nd Design Automation Conference, Association of Computing Machinery, June 1995, pp. 725-730.","DOI":"10.1145\/217474.217618"},{"key":"5091190_CR11","unstructured":"Visual STG Lab web site, http:\/\/vstgl.sourceforge.net."},{"key":"5091190_CR12","unstructured":"Seitz, C. L. System Timing, Introduction to VLSI Systems, C.A. Mead and L.A. Conway (eds.), Addison-Wesley Inc. 1980, Chapter 7"},{"key":"5091190_CR13","doi-asserted-by":"crossref","unstructured":"Garside, J. D. et al. AMULET3i\u2014An Asynchronous System-on-Chip, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press, April 2000, pp. 162-175.","DOI":"10.1109\/ASYNC.2000.836999"},{"issue":"4","key":"5091190_CR14","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/5.371964","volume":"83","author":"A. P. Chandrakasan","year":"1995","unstructured":"Chandrakasan, A. P., and R. W. Brodersen. Minimising Power Consumption in Digital CMOS Circuits, Proceedings of the IEEE, vol. 83,no. 4, pp. 498-523, 1995.","journal-title":"Proceedings of the IEEE"},{"key":"5091190_CR15","unstructured":"GSM Technical Specification 06.20. Half rate speech transcoding, European Telecommunications Standards Institute 1998, http:\/\/www.etsi.org\/."},{"key":"5091190_CR16","doi-asserted-by":"crossref","unstructured":"Lewis, M., and L. E. M. Brackenbury. An Instruction Buffer for a Low-Power DSP, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press, April 2000, pp. 176-186.","DOI":"10.1109\/ASYNC.2000.837010"},{"key":"5091190_CR17","doi-asserted-by":"crossref","unstructured":"Lewis, M., L. Brackenbury. Exploiting Typical DSP Data Access Patterns and Asynchrony for a Low Power Multiported Register Bank, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press, March 2001, pp. 4-14.","DOI":"10.1109\/ASYNC.2001.914064"},{"key":"5091190_CR18","doi-asserted-by":"crossref","unstructured":"Zyuban, V., and P. Kogge. The Energy Complexity of Register Files, Proc. International Symposium on Low-Power Electronics and Design, 1998, pp. 305-310.","DOI":"10.1145\/280756.280943"},{"key":"5091190_CR19","doi-asserted-by":"crossref","unstructured":"Abnous, A., K. Seno, Y. Ichikawa, M. Wan, and J. Rabaey. Evaluation of a Low Power Reconfigurable DSP Architecture, Proc. of the Reconfigurable Architectures Workshop, Orlando, Florida, USA, March 1998.","DOI":"10.1007\/3-540-64359-1_673"}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1016519930669.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1016519930669\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1016519930669.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:30:51Z","timestamp":1752460251000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1016519930669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,7]]},"references-count":19,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2002,7]]}},"alternative-id":["5091190"],"URL":"https:\/\/doi.org\/10.1023\/a:1016519930669","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2002,7]]}}}