{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:40:05Z","timestamp":1749206405375,"version":"3.41.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"4-5","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1023\/a:1016541407006","type":"journal-article","created":{"date-parts":[[2002,12,29]],"date-time":"2002-12-29T03:32:49Z","timestamp":1041132769000},"page":"401-414","source":"Crossref","is-referenced-by-count":21,"title":["On Concurrent Test of Core-Based SOC Design"],"prefix":"10.1007","volume":"18","author":[{"given":"Yu","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Chung","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nilanjan","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omer","family":"Samman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yahya","family":"Zaidan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5090056_CR1","doi-asserted-by":"crossref","unstructured":"D. Bagchi, D.R. Chowdhury, and J. Mukherjee, \u201cA Novel Strategy to Test Core Based Designs, \u201d in VLSI Design 2001. pp. 122\u2013127.","DOI":"10.1109\/ICVD.2001.902650"},{"key":"5090056_CR2","first-page":"1163","volume":"19","author":"K. Chakrabarty","year":"2000","unstructured":"K. Chakrabarty, \u201cTest Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming, \u201d in IEEE TCAD, vol. 19, pp. 1163\u20131174, Oct. 2000.","journal-title":"Test Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming"},{"key":"5090056_CR3","doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, \u201cDesign of System-on-a-Chip Test Access Architectures Using Integer Linear Programming, \u201d in VTS 2000. pp. 127\u2013134.","DOI":"10.1109\/VTEST.2000.843836"},{"key":"5090056_CR4","doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, \u201cDesign of System-on-a-Chip Test Access Architectures Under Place-and-Route and Power Constraints, \u201d in DAC 2000. pp. 432\u2013437.","DOI":"10.1145\/337292.337531"},{"key":"5090056_CR5","doi-asserted-by":"crossref","unstructured":"E.G. Coffman, M.R. Garey, D.S. Johnson, and R.E. Tarjan, \u201cPerformance Bounds for Level-Oriented Two-Dimensional Packing Algorithms, \u201d SIAM J. Computer, pp. 808\u2013826, 1980.","DOI":"10.1137\/0209062"},{"key":"5090056_CR6","unstructured":"R. Fenrich, R. Miller, and Q.F. Stout, \u201cMulti-Tiered Algorithms for 2-Dimensional Bin Packing, \u201d in Proc. of Distributed Memory Computing Conference, 1990."},{"key":"5090056_CR7","first-page":"863","volume":"19","author":"I. Ghosh","year":"2000","unstructured":"I. Ghosh, S. Dey, and N.K. Jha, \u201cA Fast and Low-Cost Testing Technique for Core-Based System-Chips, \u201d IEEE TCAD, vol. 19, pp. 863\u2013877, Aug. 2000.","journal-title":"IEEE TCAD"},{"issue":"v.","key":"5090056_CR8","first-page":"1661","volume":"18","author":"I. Ghosh","year":"1999","unstructured":"I. Ghosh, N.K. Jha, and S. Dey, \u201cA Low Overhead Design for Testability and Test Generation Technique for Core-Based System-on-a-Chip, \u201d IEEE TCAD, vol. 18, pp. 1661\u20131676, Nov. 1999.","journal-title":"IEEE TCAD"},{"key":"5090056_CR9","doi-asserted-by":"crossref","unstructured":"V. Immaneni and S. Raman, \u201cDirect Access Test Scheme-Design of Block and Core Cells for Embedded ASICs, \u201d in ITC 1990. pp. 488\u2013492.","DOI":"10.1109\/TEST.1990.114058"},{"key":"5090056_CR10","unstructured":"E.J. Marinissen and J. Aerts, \u201cTest Protocol Scheduling for Embedded Core-Based System ICs, \u201d in IEEE International Workshop of Testing Embedded Core-based System-Chips, 1998."},{"key":"5090056_CR11","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, \u201cA Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores, \u201d in ITC 1998. pp. 284\u2013292.","DOI":"10.1109\/TEST.1998.743166"},{"key":"5090056_CR12","unstructured":"J. Monzel, \u201cLow Cost Testing of System-On-Chip, \u201d in Proc. Digest of 1st IEEE Internation TECS, 1997."},{"key":"5090056_CR13","doi-asserted-by":"crossref","unstructured":"M. Nourani and C. Papachristou, \u201cAn ILP Formulation to Optimize Test Access Mechanism in System-on-Chip Testing, \u201d in ITC 2000, pp. 902\u2013910.","DOI":"10.1109\/TEST.2000.894301"},{"key":"5090056_CR14","unstructured":"C.P. Ravikumar, G. Chandra, and A. Verma, \u201cSimultaneous Module Selection and Scheduling for Power-Constrained Testing of Core Based Systems, \u201d in VLSI Design 2000."},{"key":"5090056_CR15","doi-asserted-by":"crossref","unstructured":"C.P. Ravikumar, A. Verma, and G. Chandra, \u201cA Polynomial-Time Algorithm for Power Constrained Testing of Core Based Systems, \u201d in ATS 1999, pp. 107\u2013112.","DOI":"10.1109\/ATS.1999.810737"},{"key":"5090056_CR16","unstructured":"Semiconductor Industry Association, The National Technology Roadmap for Semiconductors, Sematech, Inc. pp. 24, 1997."},{"key":"5090056_CR17","doi-asserted-by":"crossref","unstructured":"M. Sugihara, H. Date, and H. Yasuura, \u201cA Novel Test Methodology for Core-Based System LSIs and a Testing Time Minimization Problem, \u201d in ITC 1998, pp. 465\u2013472.","DOI":"10.1109\/TEST.1998.743187"},{"key":"5090056_CR18","doi-asserted-by":"crossref","unstructured":"N.A. Touba and B. Pouya, \u201cTesting Embedded Cores Using Partial Isolation Rings, \u201d in VTS 1997, pp. 10\u201315.","DOI":"10.1109\/VTEST.1997.599435"},{"key":"5090056_CR19","doi-asserted-by":"crossref","unstructured":"P. Varma and S. Bhatia, \u201cA Structured Test Re-Use Methodology for Core-Based System Chips, \u201d in ITC 1998, pp. 294\u2013302.","DOI":"10.1109\/TEST.1998.743167"},{"key":"5090056_CR20","doi-asserted-by":"crossref","unstructured":"L. Whetsel, \u201cAn IEEE 1149.1 Based Test Access Architecture for ICs with Embedded IP Cores, \u201d in ITC 1997, pp. 69\u201378","DOI":"10.1109\/TEST.1997.639596"},{"key":"5090056_CR21","doi-asserted-by":"crossref","unstructured":"L. Whetsel, \u201cAddressable Test Ports An Approach to Testing Embedded Cores, \u201d in ITC 1999, pp. 1055\u20131064.","DOI":"10.1109\/TEST.1999.805839"},{"key":"5090056_CR22","doi-asserted-by":"crossref","unstructured":"Y. Zorian, \u201cTest Requirement for Embedded Core-Based Systems and IEEE P1500, \u201d in ITC 1997, pp. 191-199.","DOI":"10.1109\/TEST.1997.639613"},{"issue":"6","key":"5090056_CR23","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/2.769444","volume":"32","author":"Y. Zorian","year":"1999","unstructured":"Y. Zorian, E.J. Marinissen and S. Dey, \u201cTesting Embedded Core-Based System Chips, \u201d Computer, vol. 32, no. 6, pp. 52\u201360, June 1999.","journal-title":"Computer"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1016541407006.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1016541407006\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1016541407006.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:12:33Z","timestamp":1749204753000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1016541407006"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":23,"journal-issue":{"issue":"4-5","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["5090056"],"URL":"https:\/\/doi.org\/10.1023\/a:1016541407006","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}