{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:03:55Z","timestamp":1749269035215,"version":"3.41.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"4-5","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1023\/a:1016562011549","type":"journal-article","created":{"date-parts":[[2002,12,29]],"date-time":"2002-12-29T03:32:49Z","timestamp":1041132769000},"page":"529-538","source":"Crossref","is-referenced-by-count":5,"title":["Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores"],"prefix":"10.1007","volume":"18","author":[{"given":"Li","family":"Chen","sequence":"first","affiliation":[]},{"given":"Xiaoliang","family":"Bai","sequence":"additional","affiliation":[]},{"given":"Sujit","family":"Dey","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5090066_CR1","unstructured":"X. Bai and S. Dey, \u201cHigh-Level Crosstalk Defect Simulation for System-on-Chip Interconnects, \u201d in Proc. 19th VLSI Test Symp., Los Angeles, CA, April 2001."},{"key":"5090066_CR2","doi-asserted-by":"crossref","unstructured":"X. Bai, S. Dey, and J. Rajski, \u201cSelf-Test Methodology for At-Speed Test of Crosstalk in Chip Interconnects, \u201d in Proc. 37th DesignAutomation Conf., Los Angeles, CA, June 2000, pp. 619\u2013624.","DOI":"10.1145\/337292.337597"},{"key":"5090066_CR3","doi-asserted-by":"crossref","unstructured":"K. Batcher and C. Papachristou, \u201cInstruction Randomization Self Test for Processor Cores, \u201d in Proc. 17th VLSI Test Symp., Dana Point, CA, April 1999, pp. 34\u201340.","DOI":"10.1109\/VTEST.1999.766644"},{"key":"5090066_CR4","doi-asserted-by":"crossref","unstructured":"L. Chen and S. Dey, \u201cSoftware-Based Self-Testing Methodology for Processor Cores, \u201d IEEE Trans. Computer-Aided Designs, vol. 20, no. 3, March 2001.","DOI":"10.1109\/43.913755"},{"key":"5090066_CR5","unstructured":"W. Chen, S.K. Gupta, and M.A. Breuer, \u201cTest Generation in VLSI Circuits for Crosstalk Noise, \u201d in Proceedings IEEE International Test Conference, 1998, pp. 641\u2013650."},{"key":"5090066_CR6","unstructured":"W. Chen, S.K. Gupta, and M.A. Breuer, \u201cTest Generation for Crosstalk-Induced Delay in Integrated Circuits, \u201d in Proceedings IEEE International Test Conference, Oct. 1999, pp. 191\u2013200."},{"key":"5090066_CR7","unstructured":"Z. Chen and I. Koren, \u201cCrosstalk Minimization in Three-Layer HVH Channel Routing, \u201d in Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI System, 1997, pp. 38\u201342."},{"key":"5090066_CR8","doi-asserted-by":"crossref","unstructured":"M. Cuviello, S. Dey, X. Bai, and Y. Zhao, \u201cFault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects, \u201d in 1999 Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1999, pp. 297\u2013303.","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"5090066_CR9","doi-asserted-by":"crossref","unstructured":"N. Itazaki, Y. Matsumoto, and K. Kinoshita, \u201cAn Algorithmic Test Generation Method for Crosstalk Faults in Synchronous Sequential Circuits, \u201d in Proceedings Sixth Asian Test Symposium, Nov. 1997, pp. 22\u201327.","DOI":"10.1109\/ATS.1997.643909"},{"key":"5090066_CR10","doi-asserted-by":"crossref","unstructured":"A.B. Kahng, S. Muddu, E. Sarto, and R. Sharma, \u201cInterconnect Tuning Strategies for High-Performance Ics, \u201d in Proceedings Design,Automation and Test in Europe, Paris, France, Feb. 1998, pp. 471\u2013478.","DOI":"10.1109\/DATE.1998.655900"},{"key":"5090066_CR11","unstructured":"K.T. Lee, C. Nordquist, and J. Abraham, \u201cAutomatic Test Pattern Generation for Crosstalk Glitches in Digital Circuits, \u201d in Proceedings IEEE VLSI Test Symposium, 1998, pp. 34\u201339."},{"key":"5090066_CR12","unstructured":"Z. Navabi, VHDL: Analysis and Modeling of Digital Systems, New York: McGraw-Hill, 1993."},{"key":"5090066_CR13","doi-asserted-by":"crossref","unstructured":"P. Nordholz, D. Treytnar, J. Otterstedt, H. Grabinski, D. Niggemeyer, and T.W. Williams, \u201cSignal Integrity Problems in Deep Submicron Arising from Interconnects Between Cores, \u201d in Proc. 16th VLSI Test Symp., Monterey, CA, April 1998, pp. 28\u201333.","DOI":"10.1109\/VTEST.1998.670845"},{"issue":"11","key":"5090066_CR14","doi-asserted-by":"crossref","first-page":"1358","DOI":"10.1109\/43.663825","volume":"16","author":"K. Radecka","year":"1997","unstructured":"K. Radecka, J. Rajski, and J. Tyszer, \u201cArithmetic Built-in Self-Test for DSP Cores, \u201d IEEE Trans. Computer-Aided Design, vol. 16, no. 11, pp. 1358\u20131369, Nov. 1997.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"5090066_CR15","unstructured":"Semiconductor Industry Association, The International Technology Roadmap for Semiconductors, 1999."},{"key":"5090066_CR16","unstructured":"J. Shen and J.A. Abraham, \u201cNative Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation, \u201d in Proc. Int. Test Conf.,Washington DC, Oct. 1998, pp. 990\u2013999."},{"key":"5090066_CR17","unstructured":"A. Sinha, S.K. Gupta, and M.A. Breuer, \u201cValidation and Test Generation for Oscillatory Noise in VLSI Interconnects, \u201d in Proceedings of the International Conference on Computer-Aided Design, Nov. 1999."},{"key":"5090066_CR18","doi-asserted-by":"crossref","unstructured":"H. Zhou and D.F. Wang, \u201cGlobal Routing with Crosstalk Constraints, \u201d in Proceedings of the 35th Design Automation Conference, San Francisco, CA, USA, June 1998, pp.374\u2013377.","DOI":"10.1145\/277044.277147"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1016562011549.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1016562011549\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1016562011549.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:04:21Z","timestamp":1749204261000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1016562011549"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":18,"journal-issue":{"issue":"4-5","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["5090066"],"URL":"https:\/\/doi.org\/10.1023\/a:1016562011549","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}