{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,26]],"date-time":"2026-10-26T15:47:14Z","timestamp":1793029634713,"version":"4.5.0"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"4-5","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Electronic Testing"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1023\/a:1016589322936","type":"journal-article","created":{"date-parts":[[2002,12,29]],"date-time":"2002-12-29T03:32:49Z","timestamp":1041132769000},"page":"385-400","source":"Crossref","is-referenced-by-count":59,"title":["An Integrated Framework for the Design and Optimization of SOC Test Solutions"],"prefix":"10.1007","volume":"18","author":[{"given":"Erik","family":"Larsson","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zebo","family":"Peng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"5090055_CR1","doi-asserted-by":"crossref","unstructured":"J. Aerts and E.J. Marinissen, \u201cScan Chain Design for Test Time Reduction in Core-Based ICs, \u201d in Proceedings of IEEE International Test Conference (ITC), Washington, DC, Oct. 1998, pp. 448\u2013457.","DOI":"10.1109\/TEST.1998.743185"},{"issue":"3","key":"5090055_CR2","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1023\/A:1008326928340","volume":"16","author":"A. Benso","year":"2000","unstructured":"A. Benso, S. Cataldo, S. Chiusano, P. Prinetto, and Y. Zorian, \u201cA High-Level EDAEnvironment for the Automatic Insertion of HD-BIST Structures, \u201d Journal of Electronic Testing; Theory and Applications (JETTA), vol. 16, no. 3, pp. 179\u2013184, June 2000.","journal-title":"Journal of Electronic Testing; Theory and Applications (JETTA)"},{"key":"5090055_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3132-6","volume-title":"Boundary-Scan Test: A Practical Approach","author":"H. Bleeker","year":"1993","unstructured":"H. Bleeker, P. Van Den Eijnden, and F. De Jong, Boundary-Scan Test: A Practical Approach, Boston, MA: Kluwer Academic Publishers, 1993."},{"key":"5090055_CR4","doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, \u201cTest Scheduling for Core-Based Systems, \u201d in Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD), San Jose, CA, Nov. 1999, pp. 391\u2013394.","DOI":"10.1109\/ICCAD.1999.810681"},{"key":"5090055_CR5","doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, \u201cDesign of System-on-a-Chip Test Access Architectures Using Integer Linear Programming, \u201d in Proceedings of IEEE VLSI Test Symposium (VTS), Montreal, Canada, April 2000, pp. 127\u2013134.","DOI":"10.1109\/VTEST.2000.843836"},{"key":"5090055_CR6","doi-asserted-by":"crossref","unstructured":"K. Chakrabarty, \u201cDesign of System-on-a-Chip Test Access Architecture under Place-and-Route and Power Constraints, \u201d in Proceedings of ACM\/IEEE Design Automation Conference. (DAC), Los Angeles, CA, June 2000, pp. 432\u2013437.","DOI":"10.1145\/337292.337531"},{"issue":"10","key":"5090055_CR7","doi-asserted-by":"crossref","first-page":"1163","DOI":"10.1109\/43.875306","volume":"19","author":"K. Chakrabarty","year":"2000","unstructured":"K. Chakrabarty, \u201cTest Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming, \u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 10, pp. 1163\u20131174, Oct. 2000.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"Jan.","key":"5090055_CR8","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/371254.371258","volume":"6","author":"K. Chakrabarty","year":"2001","unstructured":"K. Chakrabarty, \u201cOptimal Test Access Architectures for System-on-a-Chip, \u201d ACM Trans. on Design Automation of Electronic Systems, vol. 6, pp. 26\u201349, Jan. 2001.","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"issue":"2","key":"5090055_CR9","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"R. Chou","year":"1997","unstructured":"R. Chou, K. Saluja, and V. Agrawal, \u201cScheduling Tests for VLSI Systems Under Power Constraints, \u201d IEEE Transactions on VLSI Systems, vol. 5, no. 2, pp. 175\u2013185, June 1997.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"9","key":"5090055_CR10","doi-asserted-by":"crossref","first-page":"1099","DOI":"10.1109\/12.2260","volume":"37","author":"G.L. Craig","year":"1988","unstructured":"G.L. Craig, C.R. Kime, and K.K. Saluja, \u201cTest Scheduling and Control for VLSI built-in-self-test, \u201d IEEE Transactions on Computers, vol. 37, no. 9, pp. 1099\u20131109, Sept. 1988.","journal-title":"IEEE Transactions on Computers"},{"key":"5090055_CR11","doi-asserted-by":"crossref","unstructured":"M. Garg, A. Basu, T.C. Wilson, D.K. Banerji, and J.C. Majithia, \u201cA New Test Scheduling Algorithm for VLSI Systems, \u201d in Proceedings of the CSI\/IEEE Symposium on VLSI Design, New Delhi, India, Jan. 1991, pp. 148\u2013153.","DOI":"10.1109\/ISVD.1991.185108"},{"key":"5090055_CR12","doi-asserted-by":"crossref","unstructured":"S. Gerstendorfer and H.-J. Wunderlich, \u201cMinimized Power Consumption for Scan-Based BIST, \u201d in Proceedings of IEEE International Test Conference (ITC), Atlantic City, NJ, Sept. 1999, pp. 77\u201384.","DOI":"10.1109\/TEST.1999.805616"},{"key":"5090055_CR13","doi-asserted-by":"crossref","unstructured":"G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, \u201cLogic BIST for Large Industrial Designs: Real Issues and Case Studies, \u201d in Proceedings of IEEE International Test Conference (ITC), Atlantic City, NJ, September 1999, pp. 358\u2013367.","DOI":"10.1109\/TEST.1999.805650"},{"key":"5090055_CR14","unstructured":"IEEE P1500 Web site. http:\/\/grouper.ieee.org\/groups\/1500."},{"key":"5090055_CR15","doi-asserted-by":"crossref","unstructured":"V. Iyengar and K. Chakrabarty, \u201cPrecedence-Based, Preemptive, and Power-Constrained Test Scheduling for System-on-a-Chip, \u201d in Proceedings of IEEE VLSI Test Symposium (VTS), Marina Del Rey, CA, April 2001, pp. 368\u2013374.","DOI":"10.1109\/VTS.2001.923464"},{"issue":"4598","key":"5090055_CR16","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"S. Kirkpatrick, C. Gelatt, and M. Vecchi, \u201cOptimisation by Simulated Annealing, \u201d Science, vol. 220, no. 4598, pp. 671\u2013680, 1983.","journal-title":"Science"},{"key":"5090055_CR17","volume-title":"An Integrated System-Level Design for Testability Methodology","author":"E. Larsson","year":"2000","unstructured":"E. Larsson, \u201cAn Integrated System-Level Design for Testability Methodology. \u201d Ph. D. Thesis no. 660, Link\u00f6pings Universitet, Sweden 2000."},{"key":"5090055_CR18","doi-asserted-by":"crossref","unstructured":"E. Larsson and Z. Peng, \u201cAn Integrated System-On-Chip Test Framework, \u201d in Proceedings of the Design, Automation and Test in Europe Conference (DATE), Munchen, Germany, March 2001, pp. 138\u2013144.","DOI":"10.1109\/DATE.2001.915014"},{"key":"5090055_CR19","doi-asserted-by":"crossref","unstructured":"E. Larsson, Z. Peng, and G. Carlsson, \u201cThe Design and Optimization of SOC Test Solutions, \u201d in Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, Nov. 2001, pp. 523\u2013530.","DOI":"10.1109\/ICCAD.2001.968697"},{"key":"5090055_CR20","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, \u201cA Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores, \u201d in Proceedings of IEEE International Test Conference (ITC), Washington, DC, Oct. 1998, pp. 284\u2013293.","DOI":"10.1109\/TEST.1998.743166"},{"key":"5090055_CR21","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, S.K. Goel, and M. Lousberg, \u201cWrapper Design for Embedded Core Test, \u201d in Proceedings of IEEE International Test Conference (ITC), Atlantic City, NJ, Oct. 2000, pp. 911\u2013920.","DOI":"10.1109\/TEST.2000.894302"},{"key":"5090055_CR22","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, Y. Zorian, R. Kapur, T. Taylor, and L. Whetsel, \u201cTowards a Standard for Embedded Core Test: An Example, \u201d in Proceedings of IEEE International Test Conference (ITC), Atlantic City, NJ, Sept. 1999, pp. 616\u2013627.","DOI":"10.1109\/TEST.1999.805786"},{"key":"5090055_CR23","doi-asserted-by":"crossref","unstructured":"V. Muresan, X. Wang, V. Muresan, and M. Vladutiu, \u201cAComparison of Classical Scheduling Approaches in Power-Constrained Block-Test Scheduling, \u201d in Proceedings of IEEE International Test Conference (ITC), Atlantic City, NJ, Oct. 2000, pp. 882\u2013891.","DOI":"10.1109\/TEST.2000.894299"},{"key":"5090055_CR24","doi-asserted-by":"crossref","unstructured":"M. Nourani and C. Papachristou, \u201cAn ILP Formulation to Optimize Test Access Mechanisms in System-on-a-Chip Testing, \u201d in Proceedings of IEEE International Test Conference (ITC), Atlantic City, NJ, Oct. 2000, pp. 902\u2013910.","DOI":"10.1109\/TEST.2000.894301"},{"issue":"12","key":"5090055_CR25","first-page":"2640","volume":"E81-A","author":"M. Sugihara","year":"1998","unstructured":"M. Sugihara, H. Date, and H. Yasuura, \u201cA Test Methodology for Core-Based System LSIs, \u201d IEICE Transactions on Fundamentals, vol. E81-A, no. 12, Dec. 1998, pp. 2640\u20132645.","journal-title":"IEICE Transactions on Fundamentals"},{"key":"5090055_CR26","unstructured":"N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 1993."},{"key":"5090055_CR27","unstructured":"Y. Zorian, \u201cA Distributed BIST Control Scheme for Complex VLSI Devices, \u201d in Proceedings of the IEEE VLSI Test Symposium (VTS), Atlantic City, NJ, April 1993, pp. 4\u20139."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1016589322936.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1016589322936\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1016589322936.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:04:48Z","timestamp":1749204288000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1016589322936"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":27,"journal-issue":{"issue":"4-5","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["5090055"],"URL":"https:\/\/doi.org\/10.1023\/a:1016589322936","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}