{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T09:10:03Z","timestamp":1748337003268,"version":"3.41.0"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[1998,8,1]],"date-time":"1998-08-01T00:00:00Z","timestamp":901929600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[1998,8,1]],"date-time":"1998-08-01T00:00:00Z","timestamp":901929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["International Journal of Parallel Programming"],"published-print":{"date-parts":[[1998,8]]},"DOI":"10.1023\/a:1018702632204","type":"journal-article","created":{"date-parts":[[2003,2,19]],"date-time":"2003-02-19T20:54:14Z","timestamp":1045688054000},"page":"449-478","source":"Crossref","is-referenced-by-count":5,"title":["Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures"],"prefix":"10.1007","volume":"26","author":[{"given":"Eric","family":"Hao","sequence":"first","affiliation":[]},{"given":"Po-Yung","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Marius","family":"Evers","sequence":"additional","affiliation":[]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"228607_CR1","doi-asserted-by":"crossref","unstructured":"T.-Y. Yeh, D. Marr, and Y. N. Patt, Increasing the instruction fetch rate via multiple branch prediction and branch address cache, Proc. Intl. Conf. Supercomputing, pp. 67\u201376 (1993).","DOI":"10.1145\/165939.165956"},{"key":"228607_CR2","doi-asserted-by":"crossref","unstructured":"T. M. Conte, K. N. Menezes, P. M. Mills, and B. Patel, Optimization of instruction fetch mechanisms for high issue rates, Proc. 22nd Ann. Intl. Symp. Computer Archit., pp. 333\u2013344 (1995).","DOI":"10.1145\/223982.224444"},{"key":"228607_CR3","doi-asserted-by":"crossref","unstructured":"S. Dutta and M. Franklin, Control flow prediction with tree-like subgraphs for superscalar processors, Proc. of the 28th Ann. ACM\/IEEE Intl. Symp. Microarchitecture, pp. 258\u2013263 (1995).","DOI":"10.1109\/MICRO.1995.476834"},{"key":"228607_CR4","doi-asserted-by":"crossref","unstructured":"A. Seznec, S. Jourdan, P. Sainrat, and P. Michaud, Multiple-block ahead branch predictors, Proc. 7th Intl. Conf. Architectural Support for Progr. Lang. and Oper. Syst. (1996).","DOI":"10.1145\/237090.237169"},{"issue":"7","key":"228607_CR5","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C-30","author":"J. A. Fisher","year":"1981","unstructured":"J. A. Fisher, Trace scheduling: A technique for global microcode compaction, IEEE Trans. Computers, C-30(7):478\u2013490 (July 1981).","journal-title":"IEEE Trans. Computers"},{"key":"228607_CR6","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/BF01205181","volume":"7","author":"W. W. Hwu","year":"1993","unstructured":"W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, The superblock: An effective technique for VLIW and superscalar compilation, J. Supercomputing\n7:9\u201350 (1993).","journal-title":"J. Supercomputing"},{"key":"228607_CR7","doi-asserted-by":"crossref","unstructured":"S. Melvin and Y. N. Patt, Exploiting fine-grained parallelism through a combination of hardware and software techniques, Proc. 18th Ann. Intl. Symp. Computer Archit., pp. 287\u2013297 (1991).","DOI":"10.1145\/115952.115981"},{"issue":"3","key":"228607_CR8","first-page":"221","volume":"23","author":"S. Melvin","year":"1995","unstructured":"S. Melvin and Y. Patt, Enhancing instruction scheduling with a block-structured ISA, Intl. J. Pa. Pro. 23(3):221\u2013243 (1995).","journal-title":"Intl. J. Pa. Pro."},{"key":"228607_CR9","doi-asserted-by":"crossref","unstructured":"E. Sprangle and Y. Patt, Facilitating superscalar processing via a combined static-dynamic register renaming scheme, Proc. 27th Ann. ACM\/IEEE Intl. Symp. on Microarchit., pp. 143\u2013147 (1994).","DOI":"10.1145\/192724.197407"},{"key":"228607_CR10","doi-asserted-by":"crossref","unstructured":"M. Franklin and G. S. Sohi, Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors, Proc. 25th Annual ACM\/IEEE Intl. Symp. Microarchit., pp. 236\u2013245 (1992).","DOI":"10.1109\/MICRO.1992.697025"},{"key":"228607_CR11","unstructured":"A. V. Aho, R. Sethi, and J. D. Ullman, Compilers Principles, Techniques, and Tools, Addison-Wesley Publishing Company (1986)."},{"key":"228607_CR12","doi-asserted-by":"crossref","unstructured":"P. Hsu and E. Davidson, Highly concurrent scalar processing, Proc. 13th Ann. Intl. Symp. Computer Archit. (1986).","DOI":"10.1145\/17356.17401"},{"key":"228607_CR13","doi-asserted-by":"crossref","unstructured":"S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proc. 25th Ann. ACM\/IEEE Intl. Symp. Microarchit., pp. 45\u201354 (1992).","DOI":"10.1109\/MICRO.1992.696999"},{"key":"228607_CR14","doi-asserted-by":"crossref","unstructured":"D. N. Pnevmatikatos and G. S. Sohi, Guarded execution and dynamic branch prediction in dynamic ILP processors, Proc. 21st Ann. Intl. Symp. Computer Archit., pp. 120\u2013129 (1994).","DOI":"10.1109\/ISCA.1994.288156"},{"key":"228607_CR15","doi-asserted-by":"crossref","unstructured":"J. A. Fisher, 2n-way jump microinstruction hardware and an effective instruction binding method, Proc. 13th Ann. Microprogr. Workshop, pp. 64\u201375 (1980).","DOI":"10.1145\/1014190.802713"},{"key":"228607_CR16","doi-asserted-by":"crossref","unstructured":"K. Karplus and A. Nicolau, Efficient hardware for multi-way jumps and prefetches, Proc. 18th Ann. Microprogr. Workshop, pp. 11\u201318 (1985).","DOI":"10.1145\/18927.18908"},{"key":"228607_CR17","unstructured":"K. Ebcio\u011flu, Some design ideas for a VLIW architecture for sequential natured software. Parallel Processing (Proc. IFIP WG 10.3 Working Conf. Parallel Processing), pp. 3\u201321 (April 1988)."},{"key":"228607_CR18","doi-asserted-by":"crossref","unstructured":"S.-M. Moon and K. Ebcio\u011flu, An efficient resource-constrained global scheduling technique for superscalar and VLIW processors, Proc. 25th Ann. ACM\/IEEE Intl. Symp. Microarchit., pp. 55\u201371 (1992).","DOI":"10.1145\/144965.145000"},{"key":"228607_CR19","unstructured":"E. Rotenberg, S. Bennett, and J. E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proc. 29th Ann. ACM\/IEEE Intl. Symp. Microarchit. (1996)."},{"key":"228607_CR20","unstructured":"S. J. Patel, D. H. Friendly, and Y. N. Patt, Critical issues regarding the trace cache fetch mechanism, Technical Report CSE-TR-335\u201397, University of Michigan (May 1997)."},{"key":"228607_CR21","doi-asserted-by":"crossref","unstructured":"S. A. Mahlke, R. E. Hank, R. A. Bringmann, J. C. Gyllenhaal, D. M. Gallagher, and W. W. Hwu, Characterizing the impact of predicated execution on branch prediction, Proc. 27th Ann. ACM\/IEEE Intl. Symp. Microarchit., pp. 217\u2013227 (1994).","DOI":"10.1145\/192724.192755"},{"key":"228607_CR22","doi-asserted-by":"crossref","unstructured":"M. Franklin and G. S. Sohi, The expandable split window paradigm for exploiting finegrain parallelism, Proc. 19th Ann. Intl. Symp. Computer Archit., pp. 58\u201367 (1992).","DOI":"10.1109\/ISCA.1992.753304"},{"key":"228607_CR23","doi-asserted-by":"crossref","unstructured":"G. S. Sohi, S. E. Breach, and T. N. Vijaykumar, Multiscalar processors, Proc. 22nd Ann. Intl. Symp. Computer Archit. (1995).","DOI":"10.1145\/223982.224451"},{"key":"228607_CR24","unstructured":"Intel Corporation, Intel Reference C Compiler User's Guide for UNIX Systems, 1993."},{"key":"228607_CR25","doi-asserted-by":"crossref","unstructured":"Y. Patt, W. Hwu, and M. Shebanowv, HPS, a new microarchitecture: Rationale and introduction, Proc. 18th Ann. Microprogr. Workshop, pp. 103\u2013107 (1985).","DOI":"10.1145\/18927.18916"},{"key":"228607_CR26","doi-asserted-by":"crossref","unstructured":"Y. N. Patt, S. W. Melvin, W. Hwu, and M. C. Shebanow, Critical issues regarding HPS, a high performance microarchitecture, Proc. 18th Ann. Microprogr. Workshop, pp. 109\u2013116 (1985).","DOI":"10.1145\/18927.18917"},{"key":"228607_CR27","doi-asserted-by":"crossref","unstructured":"W. W. Hwu and Y. N. Patt, Checkpoint repair for high-performance out-of-order execution machines, IEEE Trans. Computers\nC-36(12) (December 1987).","DOI":"10.1109\/TC.1987.5009500"},{"key":"228607_CR28","unstructured":"S. McFarling, Combining branch predictors, Technical Report TN-36, Digital Western Research Laboratory, ( June 1993)."},{"key":"228607_CR29","doi-asserted-by":"crossref","unstructured":"T.-Y. Yeh and Y. N. Patt, Alternative implementations of two-level adaptive branch prediction, Proc. 19th Ann. Intl. Symp. Computer Archit., pp. 124\u2013134 (1992).","DOI":"10.1145\/139669.139709"},{"key":"228607_CR30","unstructured":"J. E. Smith, A study of branch prediction strategies, Proc. Eighth Ann. Intl. Symp. Computer Archit., pp. 135\u2013148 (1981)."},{"key":"228607_CR31","doi-asserted-by":"crossref","unstructured":"J. K. F. Lee and A. J. Smith, Branch prediction strategies and branch target buffer design, IEEE Computer, pp. 6\u201322 ( January 1984).","DOI":"10.1109\/MC.1984.1658927"},{"key":"228607_CR32","unstructured":"Q. Jacobson, E. Rotenberg, and J. E. Smith, Path-based next trace prediction, Proc. 30th Ann. IEEE\/ACM Intl. Symp. Microarchitecture (1997)."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1018702632204.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1018702632204\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1018702632204.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:36:23Z","timestamp":1748334983000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1018702632204"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,8]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1998,8]]}},"alternative-id":["228607"],"URL":"https:\/\/doi.org\/10.1023\/a:1018702632204","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[1998,8]]}}}