{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T20:26:39Z","timestamp":1761596799153,"version":"3.41.2"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Design Automation for Embedded Systems"],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1023\/a:1019791213967","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T08:06:01Z","timestamp":1047715561000},"page":"7-33","source":"Crossref","is-referenced-by-count":35,"title":["A Sensitivity-Based Design Space Exploration Methodology for Embedded Systems"],"prefix":"10.1007","volume":"7","author":[{"given":"William","family":"Fornaciari","sequence":"first","affiliation":[]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[]},{"given":"Vittorio","family":"Zaccaria","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5091586_CR1","unstructured":"Bahar, R. I., G. Albera, and S. Manne. Power and Performance Tradeoffs Using Various Caching Strategies. In ISLPED-98: ACM\/IEEE Int. Symposium on Low Power Electronics and Design, Monterey, CA."},{"key":"5091586_CR2","doi-asserted-by":"crossref","unstructured":"Bellas, N., I. N. Hajj, D. Polychronopoulos, and G. Stamoulis. Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors. IEEE Transactions on Very Large Scale of Integration (VLSI) Systems, vol. 8, no.3, 2000.","DOI":"10.1109\/92.845897"},{"issue":"2","key":"5091586_CR3","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/54.844336","volume":"17","author":"L. Benini","year":"2000","unstructured":"Benini, L., A. Macii, E. Macii, and M. Poncino. Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation. Design and Test of Computers, vol. 17, no.2, pp. 74\u201385, 2000.","journal-title":"Design and Test of Computers"},{"issue":"2","key":"5091586_CR4","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/6046.766740","volume":"1","author":"E. Brockmeyer","year":"1999","unstructured":"Brockmeyer, E., L. Nachtergaele, F. Catthoor, J. Bormans, and H. D. Man. Low Power Memory Storage and Transfer Organization for the MPEG-4 Full Pel Motion Estimation on a Multi Media Processor. IEEE Trans. on Multi-Media, vol. 1, no.2, pp. 202\u2013216, 1999.","journal-title":"IEEE Trans. on Multi-Media"},{"key":"5091586_CR5","doi-asserted-by":"crossref","unstructured":"Brooks, D., V. Tiwari, and M. Martonosi.Wattch:A Framework for Architectural-Level Power Analysis and Optimizations. In ISCA 2000: 2000 International Symposium on Computer Architecture.Vancouver BC, Canada, pp. 83\u201394, 2000.","DOI":"10.1145\/339647.339657"},{"key":"5091586_CR6","unstructured":"Catthoor, F., S.W.E.D. Greef, F. Franssen, L. Nachtergaele, and H.D. Man. System-Level Transformations for Low Power Data Transfer and Storage. In: R.B.A. Chandrakasan (ed.): Low Power CMOS Design. IEEE Press, 1998a, pp. 609\u2013618."},{"key":"5091586_CR7","volume-title":"System Exploration for Custom Low Power Data Storage and Transfer","author":"F. Catthoor","year":"1998","unstructured":"Catthoor, F., S. Wuytack, E.-D. Greef, F. Balasa, and P. Slock. System Exploration for Custom Low Power Data Storage and Transfer. New York: Marcel Dekker, Inc., 1998b."},{"key":"5091586_CR8","doi-asserted-by":"crossref","unstructured":"Cmelik, B. and D. Keppel. Shade: A Fast Instruction-Set Simulator for Execution Profiling. In ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1994.","DOI":"10.1145\/183018.183032"},{"issue":"2","key":"5091586_CR9","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/92.831433","volume":"8","author":"T. M. Conte","year":"2000","unstructured":"Conte, T. M., K. N. Menezes, S. W. Sathaye, and M. C. Toburen. System-Level Power Consumption Modeling and Tradeoff Analysis Techniques for Superscalar Processor Design. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 8, no.2, pp. 129\u2013137, 2000.","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"issue":"2","key":"5091586_CR10","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/92.766753","volume":"7","author":"K. Danckaert","year":"1999","unstructured":"Danckaert, K., K. Masselos, F. Catthoor, H. D. Man, and C. Goutis. Strategy for Power Efficient Design of Parallel Systems. IEEE Trans. on VLSI Systems, vol. 7, no.2, pp. 258\u2013265, 1999.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"5091586_CR11","doi-asserted-by":"crossref","unstructured":"W. Fornaciari, M. Polentarutti, D. Sciuto, and C. Silvano. Power Optimization of System-Level Address Buses based on Software Profiling. In CODES-2000: 8th Int. Workshop on Hardware\/Software Co-Design. San Diego, CA, 2000.","DOI":"10.1145\/334012.334018"},{"key":"5091586_CR12","doi-asserted-by":"crossref","unstructured":"Fornaciari, W., D. Sciuto, C. Silvano, and V. Zaccaria. A Design Framework to Efficiently Explore Energy-Delay Tradeoffs. In: Proceedings of CODES-2001: Ninth International Symposium on Hardware\/Software Codesign. 2001b, pp. 260\u2013265.","DOI":"10.1145\/371636.371752"},{"key":"5091586_CR13","first-page":"502","volume":"IV","author":"W. Fornaciari","year":"2001","unstructured":"Fornaciari, W., D. Sciuto, C. Silvano, and V. Zaccaria. Fast System-Level Exploration of Memory Architecures Driven by Energy-Delay Metrics. In Proceedings of ISCAS-2001: International Symposium on Circuits and Systems, vol. IV, 2001a, pp. 502\u2013506.","journal-title":"Proceedings of ISCAS-2001: International Symposium on Circuits and Systems"},{"key":"5091586_CR14","doi-asserted-by":"crossref","unstructured":"Givargis, T. D., F. Vahid, and J. Henkel. Evaluating Power Consumption of Parameterized Cache and Bus Architectures in System-on-a-ChipDesigns. IEEE Transactions on Very Large Scale of Integration (VLSI) Systems, vol. 9, no.4, 2001a.","DOI":"10.1109\/92.931227"},{"key":"5091586_CR15","unstructured":"Givargis, T. D., F. Vahid, and J. Henkel.System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip. ICCAD 2001, pp. 25\u201330, 2001b."},{"issue":"9","key":"5091586_CR16","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzales","year":"1996","unstructured":"Gonzales, R., and M. Horowitz. Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid-State Circuits, vol. 31, no.9, pp. 1277\u20131284, 1996.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5091586_CR17","doi-asserted-by":"crossref","unstructured":"P. Hicks, M. Walnock, and R. M. Owens. Analysis of Power Consumption in Memory Hierarchies. In ISLPED-97: ACM\/IEEE Int. Symposium on Low Power Electronics and Design. Monterey, CA, 1997, pp. 239\u2013242.","DOI":"10.1145\/263272.263342"},{"key":"5091586_CR18","doi-asserted-by":"crossref","unstructured":"Kamble, M. B. and K. Ghose. Analytical Energy Dissipation Models for Low Power Caches. In ISLPED-97: ACM\/IEEE Int. Symposium on Low Power Electronics and Design, 1997.","DOI":"10.1145\/263272.263310"},{"key":"5091586_CR19","doi-asserted-by":"crossref","unstructured":"Keutzer, K., S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli. System Level Design: Orthogonolization of Concerns and Platform-Based Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no.172, 2000.","DOI":"10.1109\/43.898830"},{"key":"5091586_CR20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/12.822560","volume":"49","author":"J. K. Kin","year":"2000","unstructured":"J. K. Kin, M. Gupta, and W. H. Mangione-Smith. Filtering Memory References to Increase Energy Efficiency. IEEE Trans. on Computers, vol. 49, no.1, 2000.","journal-title":"IEEE Trans. on Computers"},{"key":"5091586_CR21","unstructured":"Lee, C., M. Potkonjak, and W. H. Mangione-Smith. MediaBench: ATool for Evaluating Multimedia and Communication Systems. In Micro 30, 1997a."},{"key":"5091586_CR22","unstructured":"Lee, T., V. Tiwari, and S. Malik.1997b, \u201cPower analysis and minimization techniques for embedded DSP software,\u201d 1997b."},{"key":"5091586_CR23","doi-asserted-by":"crossref","unstructured":"Y. Li, and J. Henkel. A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW\/SW Systems. In DAC-35: ACM\/IEEE Design Automation Conference, 1998.","DOI":"10.1145\/277044.277097"},{"key":"5091586_CR24","unstructured":"NEC: 16M-bit Synchronous DRAM Data Sheet, Doc. No. M12939EJ3V0DS00, 1998.\u201d"},{"issue":"3","key":"5091586_CR25","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/92.784092","volume":"7","author":"P. Panda","year":"1999","unstructured":"Panda, P., and N. Dutt. Low-Power Memory Mapping Through Reducing Address Bus Activity. IEEE Trans. on VLSI Systems. vol. 7, no.3, pp. 309\u2013320, 1999.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"5091586_CR26","doi-asserted-by":"crossref","unstructured":"Russell, J., and M. Jacome. Software Power Estimation and Optimization for High Performance, 32\u2013bit Embedded Processors. In International Conference on Computer Design: VLSI in Computers and Processors. pp. 328\u2013333, 1998.","DOI":"10.1109\/ICCD.1998.727070"},{"key":"5091586_CR27","first-page":"498","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD-2000)","author":"M. Sami","year":"2000","unstructured":"Sami, M., D. Sciuto, C. Silvano, and V. Zaccaria. Power Exploration for Embedded V LIWArchitectures. In Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD-2000). IEEE Computer Society Press. Los Alamitos, California, 2000, pp. 498\u2013503."},{"key":"5091586_CR28","unstructured":"Shiue, W.-T., and C. Chakrabarti. Power Estimation of System-Level Buses for Microprocessor-Based Architectures: A Case Study. In DA C99: Design Automation Conference. New Orleans, LA, 1999."},{"key":"5091586_CR29","unstructured":"C. L. Su, and A.M. Despain. Cache Design Trade-offs for Power and Performance Optimization: A Case Study. In ISLPED-95: ACM\/IEEE Int. Symposium on Low Power Electronics and Design, 1995."},{"key":"5091586_CR30","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/LPE.2000.876796","volume-title":"Proceedings of the 2000 International Symposium on Low Power Electronics and Design (ISLPED-00)","author":"S. Udayanarayanan","year":"2000","unstructured":"Udayanarayanan, S., and C. Chakrabarti. Energy-Efficient Code Generation for DSP56000 Family. In Proceedings of the 2000 International Symposium on Low Power Electronics and Design (ISLPED-00). ACM Press, N.Y., 2000, pp. 247\u2013249."},{"key":"5091586_CR31","doi-asserted-by":"crossref","unstructured":"N. Vijaykrishnan, M. Kandemir, M. Irwin, H. Kim, and W. Ye. Energy-Driven Integrated Hardware-Software Optimizations Using SimplePower. In ISCA 2000: 2000 International Symposium on Computer Architecture.Vancouver BC, Canada, 2000.","DOI":"10.1145\/339647.339659"},{"key":"5091586_CR32","unstructured":"Wilton, S. E., and N. Jouppi. An Enhanced Access and Cycle Time Model for On-Chip Caches.Technical Report 93\/5, Digital Equipment CorporationWestern Research Lab, 1994."}],"container-title":["Design Automation for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1019791213967.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1019791213967\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1019791213967.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:36:32Z","timestamp":1752460592000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1019791213967"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":32,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2002,9]]}},"alternative-id":["5091586"],"URL":"https:\/\/doi.org\/10.1023\/a:1019791213967","relation":{},"ISSN":["0929-5585","1572-8080"],"issn-type":[{"type":"print","value":"0929-5585"},{"type":"electronic","value":"1572-8080"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}