{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T04:10:49Z","timestamp":1748405449830,"version":"3.41.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2002,10,1]],"date-time":"2002-10-01T00:00:00Z","timestamp":1033430400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,10,1]],"date-time":"2002-10-01T00:00:00Z","timestamp":1033430400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["International Journal of Parallel Programming"],"published-print":{"date-parts":[[2002,10]]},"DOI":"10.1023\/a:1019992713965","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T13:06:10Z","timestamp":1047733570000},"page":"373-395","source":"Crossref","is-referenced-by-count":2,"title":["Software Trace Cache for Commercial Applications"],"prefix":"10.1007","volume":"30","author":[{"given":"Alex","family":"Ramirez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep Ll.","family":"Larriba-Pey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Navarro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"450900_CR1","doi-asserted-by":"crossref","unstructured":"Toni Juan, Sanji Sanjeevan, and Juan Jose Navarro, Dynamic History-Length Fitting: A Third Level of Adaptivity for Branch Prediction, Proc. 25th Ann. Int'l. Symp. Computer Architecture, pp. 155\u2013166 (June 1998).","DOI":"10.1109\/ISCA.1998.694771"},{"key":"450900_CR2","doi-asserted-by":"crossref","unstructured":"Andre Seznec, S. Jourdan, P. Sainrat, and P. Michaud, Multiple-Block Ahead Branch Predictors, Proc. Seventh Int'l. Conf. Architectural Support Progr. Lang. Oper. Syst. (October 1996).","DOI":"10.1145\/237090.237169"},{"key":"450900_CR3","doi-asserted-by":"crossref","unstructured":"Tse-Yu. Yeh, Deborah T. Marr, and Yale N. Patt, Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache, Proc. Seventh Int'l. Conf.Supercomputing, pp. 67\u201376 (July 1993).","DOI":"10.1145\/165939.165956"},{"key":"450900_CR4","doi-asserted-by":"crossref","unstructured":"Amir H. Hashemi, David R. Kaeli, and Brad Calder, Efficient Procedure Mapping Using Cache Line Coloring, Proc. ACM SIGPLAN Conf. Progr. Lang. Design and Implementation, pp. 171\u2013182 (June 1997).","DOI":"10.1145\/258915.258931"},{"key":"450900_CR5","doi-asserted-by":"crossref","unstructured":"Nikolas Gloy, Trevor Blackwell, Michael D. Smith, and Brad Calder, Procedure Placement Using Temporal Ordering Information, Proc. 30th Ann. ACM\/IEEE Int'l. Sympos.Microarchitecture, pp. 303\u2013313 (December 1997).","DOI":"10.1109\/MICRO.1997.645824"},{"key":"450900_CR6","doi-asserted-by":"crossref","unstructured":"Karl Pettis and Robert C. Hansen, Profile Guided Code Positioning, Proc. ACM SIGPLAN Conf. Progr. Lang. Design and Implementation, pp. 16\u201327 (June 1990).","DOI":"10.1145\/93542.93550"},{"key":"450900_CR7","doi-asserted-by":"crossref","unstructured":"Wen-Mei Hwu and Pohua P. Chang, Achieving High Instruction Cache Performance with an Optimizing Compiler, Proc. 16th Ann. Int'l. Symp. Computer Architecture, pp. 242\u2013251 (June 1989).","DOI":"10.1145\/74925.74953"},{"key":"450900_CR8","doi-asserted-by":"crossref","unstructured":"Josep Torrellas, Chun Xia, and Russell Daigle, Optimizing Instruction Cache Performance for Operating System Intensive Workloads, Proc. First Int'l. Conf. High Performance Computer Architecture, pp. 360\u2013369 (January 1995).","DOI":"10.1109\/HPCA.1995.386527"},{"issue":"7","key":"450900_CR9","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"30","author":"J. A. Fisher","year":"1981","unstructured":"Joseph A. Fisher, Trace Scheduling: A Technique for Global Microcode Compaction, IEEE Trans. Computers, 30(7):478\u2013490 (July 1981).","journal-title":"IEEE Trans. Computers"},{"key":"450900_CR10","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/BF01205181","volume":"7","author":"W. W. Hwu","year":"1993","unstructured":"W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Water, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Hold, and D. M. Lavery, The Superblock: An Effective Technique for vliw and Superscalar Compilation, J. Supercomputing,(7):9\u201350 (1993).","journal-title":"J. Supercomputing"},{"key":"450900_CR11","doi-asserted-by":"crossref","unstructured":"T. Conte, K. Menezes, P. Mills, and B. Patell, Optimization of Instruction Fetch Mechanism for High Issue Rates, Proc. 22th Ann. Int'l. Symp. Computer Architecture, pp. 333\u2013344 (June 1995).","DOI":"10.1145\/223982.224444"},{"key":"450900_CR12","unstructured":"Daniel Holmes Friendly, Sanjay Jeram Patel, and Yale N. Patt, Alternative Fetch and Issue Techniques from the Trace Cache Mechanism, Proc. 30th Ann. ACM\/IEEE Int'l.Symp. Microarchitecture (December 1997)."},{"key":"450900_CR13","doi-asserted-by":"crossref","unstructured":"E. Rotenberg, S. Benett, and J. E. Smith, Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching, Proc. 29th Ann. ACM\/IEEE Int'l. Symp. Microarchitecture, pp. 24\u201334 (December 1996).","DOI":"10.1109\/MICRO.1996.566447"},{"key":"450900_CR14","doi-asserted-by":"crossref","unstructured":"Luiz Andr\u00e9 Barroso, Kourosh Gharachorloo, and Edouard Bugnion, Memory System Characterization of Commercial Workloads, Proc. 16th Ann. Int'l. Symp. Computer Architecture, pp. 3\u201314 (June 1998).","DOI":"10.1145\/279361.279363"},{"key":"450900_CR15","doi-asserted-by":"crossref","unstructured":"Kimberly Keeton, David A. Patterson, Yong Quiang He, Roger C. Raphael, and Walter E. Baker, Performance Characterization of a Quad Pentium Pro smp Using oltp Workloads, Proc. 25th Ann. Int'l. Symp. Computer Architecture, pp. 15\u201326 (June 1998).","DOI":"10.1109\/ISCA.1998.694759"},{"key":"450900_CR16","doi-asserted-by":"crossref","unstructured":"Jack L. Lo, Luiz Andr\u00e9 Barroso, Susan J. Eggers, Kourosh Gharachorloo, Henry M. Levy, and Sujay S. Parekh, An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors, Proc. 25th Ann. Int'l. Symp. Computer Architecture, pp. 39\u201350 (June 1998).","DOI":"10.1145\/279361.279367"},{"key":"450900_CR17","doi-asserted-by":"crossref","unstructured":"A. M. Maynard, C. M. Donnelly, and B. R. Olszewski, Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads, Proc.Sixth Int'l. Conf. Architectural Support Progr. Lang. Oper. Syst., pp. 145\u2013156 (October 1994).","DOI":"10.1145\/195473.195524"},{"key":"450900_CR18","doi-asserted-by":"crossref","unstructured":"Parthasarathy Rangananthan, Kourosh Gharachorloo, Sarita V. Adve, and Luiz Andr\u00e9 Barroso, Performance of Database Workloads on Shared-Memory Systems with Out of Order Processors, Proc. Eighth Int'l. Conf. Architectural Support Progr. Lang. Oper. Syst. (October 1998).","DOI":"10.1145\/291069.291067"},{"key":"450900_CR19","unstructured":"Pedro Trancoso, Josep Ll. Larriba-Pey, Zheng Zhang, and Josep Torrellas, The Memory Performance of Dss Commercial Workloads in Shared-Memory Multiprocessors, Proc.Third Int'l. Conf. High Performance Computer Architecture (February 1997)."},{"key":"450900_CR20","doi-asserted-by":"crossref","unstructured":"M. Stonebreaker and G. Kemnitz, The Postgres Next Generation Database Management System, Commun. ACM (October 1991).","DOI":"10.1145\/125223.125262"},{"key":"450900_CR21","doi-asserted-by":"crossref","unstructured":"Alex Ramirez, Josep Ll. Larriba-Pey, Carlos Navarro, Xavi Serrano, Josep Torrellas, and Mateo Valero, Optimization of Instruction Fetch for Decision Support Workloads, Proc.Int'l. Conf. Parallel Processing, pp. 238\u2013245 (September 1999).","DOI":"10.1109\/ICPP.1999.797409"},{"key":"450900_CR22","unstructured":"John Kalamatianos and David R. Kaeli, Temporal-Based Procedure Reordering for Improved Instruction Cache Performance, Proc. 4th Int'l. Conf. High Performance Computer Architecture (February 1998)."},{"issue":"9","key":"450900_CR23","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/12.241594","volume":"42","author":"W. Y. Chen","year":"1993","unstructured":"William Y. Chen, Pohua P. Chung, Thomas M. Conte, and Wen-Mei Hwu, The Effect of Code Expanding Optimizations on Instruction Cache Design, IEEE Trans. Computers, 42(9):1045\u20131057 (September 1993).","journal-title":"IEEE Trans. Computers"},{"key":"450900_CR24","doi-asserted-by":"crossref","unstructured":"Derek L. Howard and Mikko. H. Lipasti, The Effect of Program Optimization on Trace Cache Performance, Proc. Int'l. Conf. Parallel Architectures and Compilation Techniques, pp. 256\u2013261 (October 1999).","DOI":"10.1109\/PACT.1999.807570"},{"key":"450900_CR25","unstructured":"D. Burger, T. M. Austin, and S. Bennett, Evaluating Future Microprocessors: The Simplescalar Tool Set, Technical Report TR-1308, University of Winsconsin (July 1996)."},{"key":"450900_CR26","doi-asserted-by":"crossref","unstructured":"Alex Ramirez, Josep Ll. Larriba-Pey, Carlos Navarro, Josep Torrellas, and Mateo Valero, Software Trace Cache, Proc. 13th Int'l. Conf. Supercomputing (June 1999).","DOI":"10.1145\/305138.305178"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1019992713965.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1019992713965\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1019992713965.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:31:14Z","timestamp":1748334674000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1019992713965"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,10]]},"references-count":26,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2002,10]]}},"alternative-id":["450900"],"URL":"https:\/\/doi.org\/10.1023\/a:1019992713965","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"type":"print","value":"0885-7458"},{"type":"electronic","value":"1573-7640"}],"subject":[],"published":{"date-parts":[[2002,10]]}}}