{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T00:29:38Z","timestamp":1755217778623,"version":"3.43.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Formal Methods in System Design"],"published-print":{"date-parts":[[2002,11]]},"DOI":"10.1023\/a:1020383505582","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T08:44:30Z","timestamp":1047717870000},"page":"251-280","source":"Crossref","is-referenced-by-count":15,"title":["Combining Software and Hardware Verification Techniques"],"prefix":"10.1007","volume":"21","author":[{"given":"Robert P.","family":"Kurshan","sequence":"first","affiliation":[]},{"given":"Vladimir","family":"Levin","sequence":"additional","affiliation":[]},{"given":"Marius","family":"Minea","sequence":"additional","affiliation":[]},{"given":"Doron","family":"Peled","sequence":"additional","affiliation":[]},{"given":"H\u00fcsn\u00fc","family":"Yenig\u00fcn","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5099177_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1007\/3-540-63166-6_34","volume-title":"Computer Aided Verification","author":"R. Alur","year":"1997","unstructured":"R. Alur, R.K. Brayton, T.A. Henzinger, S. Qadeer, and S.K. Rajamani, \u201cPartial-order reduction in symbolic state space exploration,\u201d in O. Grumberg (ed.), Computer Aided Verification, 9th International Conference, (CAV '97) Proceedings, Vol. 1254 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 1997, pp. 340-351."},{"key":"5099177_CR2","unstructured":"B. Berger and P.W. Shor, \u201cApproximation algorithms for the maximum acyclic subgraph problem,\u201d in First ACM-SIAM Symp. on Discrete Algorithms. Proceedings, 1990, pp. 236-243."},{"key":"5099177_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1007\/3-540-61042-1_48","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"C.-T. Chou","year":"1996","unstructured":"C.-T. Chou and D. Peled, \u201cFormal verification of a partial-order reduction technique for model checking,\u201d in T. Margaria and B. Steffen (Eds.), Tools and Algorithms for the Construction and Analysis of Systems, Second InternationalWorkshop (TACAS '96) Proceedings, Vol. 1055 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 1996, pp. 241-257."},{"key":"5099177_CR4","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/6874.001.0001","volume-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits","author":"D.L. Dill","year":"1989","unstructured":"D.L. Dill. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. MIT Press, Cambridge, MA, 1989."},{"issue":"3","key":"5099177_CR5","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1016\/0196-6774(82)90023-2","volume":"3","author":"D. Dolev","year":"1982","unstructured":"D. Dolev, M. Klawe, and M. Rodeh, \u201cAn O(n log n) unidirectional distributed algorithm for extrema finding in a circle,\u201d Journal of Algorithms, Vol. 3, No. 3, pp. 245-260, 1982.","journal-title":"Journal of Algorithms"},{"issue":"6","key":"5099177_CR6","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1016\/0020-0190(93)90079-O","volume":"47","author":"P. Eades","year":"1993","unstructured":"P. Eades, X. Lin, and W.M. Smyth, \u201cAfast and effective heuristic for the feedback arc set problem,\u201d Information Processing Letters, Vol. 47, No. 6, pp. 319-323, 1993.","journal-title":"Information Processing Letters"},{"key":"5099177_CR7","doi-asserted-by":"crossref","unstructured":"D. Gabbay, A. Pnueli, S. Shelah, and J. Stavi, \u201cOn the temporal analysis of fairness,\u201d in Conference Record of the Seventh ACM Symposium on Principles of Programming Languages, 1980, pp. 163-173.","DOI":"10.1145\/567446.567462"},{"key":"5099177_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"438","DOI":"10.1007\/3-540-56922-7_36","volume-title":"Computer Aided Verification","author":"P. Godefroid","year":"1993","unstructured":"P. Godefroid and D. Pirottin, \u201cRefining dependencies improves partial-order verification methods,\u201d in C. Courcoubetis (Ed.), Computer Aided Verification, 5th International Conference (CAV '93) Proceedings, Vol. 697 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 1993, pp. 438-449."},{"key":"5099177_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1007\/3-540-61474-5_94","volume-title":"Computer Aided Verification","author":"R.H. Hardin","year":"1996","unstructured":"R.H. Hardin, Z. Har'El, and R.P. Kurshan, \u201cCOSPAN,\u201d in R. Alur and T.A. Henzinger (Eds.), Computer Aided Verification, 8th International Conference (CAV '96) Proceedings, Vol. 1102 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 1996, pp. 423-427."},{"issue":"1","key":"5099177_CR10","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1002\/j.1538-7305.1990.tb00102.x","volume":"69","author":"Z. Har'El","year":"1990","unstructured":"Z. Har'El and R.P. Kurshan, \u201cSoftware for analytical development of communication protocols,\u201d AT&T Technical Journal, Vol. 69, No. 1, pp. 45-59, 1990.","journal-title":"AT&T Technical Journal"},{"issue":"5","key":"5099177_CR11","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/32.588521","volume":"23","author":"G.J. Holzmann","year":"1997","unstructured":"G.J. Holzmann, \u201cThe model checker Spin,\u201d IEEE Trans. on Software Engineering,Vol. 23, No. 5, pp. 279-295, 1997.","journal-title":"IEEE Trans. on Software Engineering"},{"key":"5099177_CR12","doi-asserted-by":"crossref","unstructured":"G.J. Holzmann and D. Peled, \u201cAn improvement in formal verification,\u201d in D. Hogrefe and S. Leue (Eds.), Formal Description Techniques VII, Proceedings of the 7th IFIP WG 6.1 International Conference Bern, Switzerland, 1994, pp. 197-211.","DOI":"10.1007\/978-0-387-34878-0_13"},{"key":"5099177_CR13","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1007\/978-1-4684-2001-2_9","volume-title":"Complexity of Computer Computations","author":"R.M. Karp","year":"1972","unstructured":"R.M. Karp, \u201cReducibility among combinatorial problems,\u201d in Complexity of Computer Computations, Plenum Press, New York, 1972, pp. 85-103."},{"key":"5099177_CR14","volume-title":"Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach","author":"R.P. Kurshan","year":"1994","unstructured":"R.P. Kurshan, Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach, Princeton University Press, Princeton, NJ, 1994."},{"key":"5099177_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1007\/BFb0054182","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"R. Kurshan","year":"1998","unstructured":"R. Kurshan, V. Levin, M. Minea, D. Peled, and H. Yenig\u00fcn, \u201cStatic partial order reduction,\u201d in B. Steffen (Ed.), Tools and Algorithms for the Construction and Analysis of Systems, 4th International Conference (TACAS'98) Proceedings, Vol. 1384 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 1998, pp. 345-357."},{"key":"5099177_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1007\/3-540-60045-0_61","volume-title":"Computer Aided Verification","author":"R.P. Kurshan","year":"1995","unstructured":"R.P. Kurshan, M. Merritt, A. Orda, and S. Sachs, \u201cModeling asynchrony with a synchronous model,\u201d in P. Wolper (Ed.), Computer Aided Verification, 7th International Conference (CAV'95) Proceedings, Vol. 939 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 1995, pp. 339-352."},{"key":"5099177_CR17","unstructured":"L. Lamport, \u201cWhat good is temporal logic,\u201d in R.E.A. Mason (Ed.), Proceedings of IFIP Congress, North Holland, 1983, pp. 657-668."},{"key":"5099177_CR18","unstructured":"V. Levin, E. Bounimova, O. Ba\u015fbu\u011fo\u011flu, and K. \u0130nan, \u201cA verifiable software\/hardware co-design using SDL and COSPAN,\u201d in Proceedings of the COST 247 International Workshop on Applied Formal Methods in System Design, Maribor, Slovenia, 1996, pp. 6-16."},{"key":"5099177_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"378","DOI":"10.1007\/3-540-44585-4_36","volume-title":"Computer Aided Verification","author":"V. Levin","year":"2001","unstructured":"V. Levin and H. Yenig\u00fcn, \u201cSDLCheck: A model checking tool,\u201d in G. Berry, H. Comon, and A. Finkel (Eds.), Computer Aided Verification, 13th International Conference (CAV 2001) Proceedings, Vol. 2102 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 2001, pp. 378-381."},{"key":"5099177_CR20","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3190-6","volume-title":"Symbolic Model Checking","author":"K.L. McMillan","year":"1993","unstructured":"K.L. McMillan, Symbolic Model Checking. Kluwer Academic Publishers, Boston, MA, 1993."},{"key":"5099177_CR21","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1007\/BF00121262","volume":"8","author":"D. Peled","year":"1996","unstructured":"D. Peled, \u201cCombining partial order reductions with on-the-fly model-checking,\u201d Formal Methods in System Design, Vol. 8, pp. 39-64, 1996.","journal-title":"Formal Methods in System Design"},{"issue":"5","key":"5099177_CR22","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1016\/S0020-0190(97)00133-6","volume":"63","author":"D. Peled","year":"1997","unstructured":"D. Peled and T. Wilke, \u201cStutter-invariant temporal properties are expressible without the next-time operator,\u201d Information Processing Letters, Vol. 63, No. 5, pp. 243-246, 1997.","journal-title":"Information Processing Letters"},{"key":"5099177_CR23","unstructured":"SDL92, \u201cFunctional specification and description language (SDL), ITU-T Recommendation Z.100,\u201d 1993, Geneva."},{"key":"5099177_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1007\/3-540-45314-8_23","volume-title":"Fundamental Approaches to Software Engineering","author":"N. Sharygina","year":"2001","unstructured":"N. Sharygina, R.P. Kurshan, and J.C. Browne, \u201cA formal object-oriented analysis for software reliability: Design for verification,\u201d in Heinrich Husmann (Ed.), Fundamental Approaches to Software Engineering, 4th International Conference (FASE 2001) Proceedings, Vol. 2029 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 2001, pp. 318-332."},{"key":"5099177_CR25","volume-title":"Object Lifecycles Modeling the World in States","author":"S. Shlaer","year":"1992","unstructured":"S. Shlaer and S.J. Mellor, Object Lifecycles Modeling the World in States, Prentice-Hall, Englewood Cliffs, NJ, 1992."},{"key":"5099177_CR26","series-title":"Lecture Notes in Computer Science","first-page":"156","volume-title":"Computer-Aided Verification","author":"A. Valmari","year":"1990","unstructured":"A. Valmari, \u201cA stubborn attack on state explosion,\u201d in E.M. Clarke and R.P. Kurshan (Eds.), Computer-Aided Verification, 2nd International Conference (CAV '90) Proceedings, Vol. 531 of Lecture Notes in Computer Science, Springer-Verlag, Berlin, 1990, pp. 156-165."},{"key":"5099177_CR27","unstructured":"Verilog95, \u201cIEEE standard hardware description language based on the VerilogTM hardware description language, \u201cIEEE Std 1364-1995,\u201d 1996, New York."},{"key":"5099177_CR28","unstructured":"VHDL93, \u201cIEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993,\u201d 1994, New York."}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1020383505582.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1023\/A:1020383505582\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1023\/A:1020383505582.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,5]],"date-time":"2025-08-05T19:30:29Z","timestamp":1754422229000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1023\/A:1020383505582"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,11]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2002,11]]}},"alternative-id":["5099177"],"URL":"https:\/\/doi.org\/10.1023\/a:1020383505582","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"type":"print","value":"0925-9856"},{"type":"electronic","value":"1572-8102"}],"subject":[],"published":{"date-parts":[[2002,11]]}}}